Reconfigurable Obfuscation Techniques for the IC Supply Chain : Using FPGA-Like Schemes for Protection of Intellectual Property | SpringerLink
Skip to main content

Reconfigurable Obfuscation Techniques for the IC Supply Chain

Using FPGA-Like Schemes for Protection of Intellectual Property

  • Book
  • © 2025

Overview

  • Offers insight into the threats faced by the globalized IC supply chain and state-of-the-art countermeasures available
  • Provides succinct introductions to key topics, with references as needed for further technical depth
  • Introduces and explains a novel, reconfigurable-based obfuscation method, the Tunable Design Obfuscation Technique

Part of the book series: Synthesis Lectures on Digital Circuits & Systems (SLDCS)

This is a preview of subscription content, log in via an institution to check access.

Access this book

Subscribe and save

Springer+ Basic
¥17,985 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

eBook JPY 5719
Price includes VAT (Japan)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book JPY 7149
Price includes VAT (Japan)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Other ways to access

Licence this eBook for your library

Institutional subscriptions

About this book

This book explores the essential facets of security threats arising from the globalized IC supply chain. Contemporary semiconductor companies navigate a globalized IC supply chain, exposing them to various threats such as Intellectual Property (IP) piracy, reverse engineering, overproduction, and malicious logic insertion. Several obfuscation techniques, including split manufacturing, design camouflaging, and Logic Locking (LL), have been proposed to counter these threats. This book describes a new security method for the silicon industry, the Tunable Design Obfuscation Technique, which uses a reconfigurability feature in the chip to make it harder to understand and protect it from rogue elements.   

Keywords

Table of contents (12 chapters)

  1. Overview and Security in Reconfigurable-Based IC Design

  2. Balancing PPA and Security: A Hybrid ASIC Approach

Authors and Affiliations

  • Carnegie Mellon University, Pittsburgh, USA

    Zain Ul Abideen, Samuel Pagliarini

About the authors

Zain Ul Abideen received his Ph.D. from Tallinn University of Technology (TalTech), Tallinn, Estonia, and his M.S. degree in computer engineering (Master in Integration, Security and Trust in Embedded systems) from Grenoble Institute of Technology, Grenoble, France. He is currently a postdoctoral researcher at Carnegie Mellon University, Pittsburgh, PA, USA. His research primarily focuses on ASIC design, hardware security, PUFs, TRNGs, reliable hardware designs, and post-quantum cryptography.

Samuel Pagliarini received his PhD from Telecom ParisTech, Paris, France, in 2013. He has held research positions with the University of Bristol, Bristol, UK, and Carnegie Mellon University, Pittsburgh, PA, USA. From 2019 to 2023, he led the Centre for Hardware Security at Tallinn University of Technology in Tallinn, Estonia. He is currently a professor at Carnegie Mellon University, Pittsburgh, PA, USA.

Bibliographic Information

  • Book Title: Reconfigurable Obfuscation Techniques for the IC Supply Chain

  • Book Subtitle: Using FPGA-Like Schemes for Protection of Intellectual Property

  • Authors: Zain Ul Abideen, Samuel Pagliarini

  • Series Title: Synthesis Lectures on Digital Circuits & Systems

  • DOI: https://doi.org/10.1007/978-3-031-77509-3

  • Publisher: Springer Cham

  • eBook Packages: Synthesis Collection of Technology (R0)

  • Copyright Information: The Editor(s) (if applicable) and The Author(s), under exclusive license to Springer Nature Switzerland AG 2025

  • Hardcover ISBN: 978-3-031-77508-6Published: 12 January 2025

  • Softcover ISBN: 978-3-031-77511-6Due: 26 January 2026

  • eBook ISBN: 978-3-031-77509-3Published: 11 January 2025

  • Series ISSN: 1932-3166

  • Series E-ISSN: 1932-3174

  • Edition Number: 1

  • Number of Pages: XXI, 211

  • Number of Illustrations: 10 b/w illustrations, 78 illustrations in colour

  • Topics: Circuits and Systems, Logic Design

Publish with us