@8{AIntel͔̊֘A𒆐SƂ鐢ẼfBA}[VAɏW߁AЂCPU̐_łuyiLpXvƁuNLpXvJCxguIntel Tech Tour.MYvJÂB
@̋Lł́ACPU̗ʎYɌȂALpXɂgxZphɖڂ悤ƎvB{L[ɂ́AȑOɌfڂCPÚgh̋LɓǂނƂ߂B
@ȂA{LɂĂH̎Be͌֎~߁AL̂Ȃʐ^Ɠ́ASIntel̂𗘗pĂB
@yiLpXɂ́uIntel Maylasia Design and Development Labiʏ́FMDC MEGA LABjvݒuĂBł́AʎYO^JCPU̓쌟ƁAʎYi߂邽߂̊bZpJȂǂSĂA̖ʏ͎ЊOɌJ邱Ƃ͂蓾ȂBÃcA[ł́AK^ɂ̃ZNVJAw邱ƂłB
@̎ʐ^ɂʂA͂MDC MEGA LAB̂A6̃ZNVw@Bʐ^ƓgāA̓eƏЉĂBۂ̌wHƂ͏قȂ邪A₷邽߂ɃXCh̍ォEɌďɌĂB
@uE-Core and IP Validationv́A12CorevZbTiJR[hFAlder Lakej悤ɂȂuRAiERAjv̌ɍsZNVƂȂB
@̒ʂA12ȍ~CorevZbTł́AVORȀ\duptH[}XRAiPRAjvƁAobNOEheóiI/OjɕKv\Ȑ\Ad͏d́uRAiERAjv݂A[LeN`̗pĂB
@ẃÃR[i[ł12ɐ\\́uCore UltravZbTviJR[hFMeteor LakejERA̕seXg@ނJĂB
@uDesign Test Collaterals for ManufacturingvZNV́ACPUi̗ʎYCɑgݍ܂eXg@ނ̊JSĂBŊJꂽ@ނZṕAOŏЉʎYCɑgݍ܂ĂƂB
@uPost Silicon Validationv́ACPU̎iʎYeXgiۂɍseXgHBeXg̓éAOŏoĂuPPViPlatform Performance Validationjvɋ߂AOSŎۂ̎Ӌ@킽Ƒgݍ킹ăeXgsBႢƂẮAHSɎĂȂƂŁAliƈj̉B
@œꂽḿAʎYCɂPPVɔfP[XƎvB
@eH́A܂܂B
Copyright © ITmedia, Inc. All Rights Reserved.