A combined toolset for the verification of real-time distributed systems | Programming and Computer Software Skip to main content
Springer Nature Link
Log in

A combined toolset for the verification of real-time distributed systems

  • Published:
Programming and Computer Software Aims and scope Submit manuscript

Abstract

Checking the correctness of distributed systems is one of the most difficult and urgent problems in software engineering. A combined toolset for the verification of real-time distributed systems (RTDS) is described. RTDSs are specified as statecharts in the Universal Modeling Language (UML). The semantics of statecharts is defined by means of hierarchical timed automata. The combined toolset consists of a UML statechart editor, a verification tool for model checking networks of real-time automata in UPPAAL, and a translator of UML statecharts into networks of timed automata. The focus is on the translation algorithm from UML statecharts into networks of hierarchical timed automata. To illustrate the proposed approach to the verification of RTDSs, a toy example of a real-time crossroad traffic control system is analyzed.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
¥17,985 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price includes VAT (Japan)

Instant access to the full article PDF.

Institutional subscriptions

Similar content being viewed by others

Explore related subjects

Discover the latest articles, news and stories from top researchers in related subjects.

References

  1. Balashov, V.V., Bakhmurov, A.G., Volkanov, D.Yu, Smeliansky, R.L., Chistolinov, M.V., and Yushchenko, N.V., A test facility for semirealistic simulation and development of embedded computer system, Trudy 3 Vserossiiskoi nauchnoi konferentsii (Proc. of the Third All-Russia Scientific Conference), Moscow: Mosk. Gos. Univ., 2009, pp. 16–25.

    Google Scholar 

  2. Harel, D., Statecharts: A visual formalism for complex systems, in Sci. Comput. Program., 1987, vol. 8, no. 3, pp. 231–274.

    Article  MATH  MathSciNet  Google Scholar 

  3. Gomaa, H., Designing Concurrent, Distributed,and Real-Time Applications with UML, Reading, Mass.: Addison-Wesley, 2000.

    Google Scholar 

  4. Alur, R., Courcoubetis, C., and Dill, D.L., Modelchecking in dense real-time, in Inf. Comput., 1993, vol. 104, no. 1, pp. 2–34.

    Article  MATH  MathSciNet  Google Scholar 

  5. Alur, R. and Dill, D.L., Automata-theoretic verification of real-time systems, in Formal Methods for Real-Time Computing. Trends in Software, Chichester: Wiley, 1996, pp. 55–82.

    Google Scholar 

  6. Bengtsson, J., Larsen, K.G., Larsson, F., Pettersson, P., and Yi, W., UPPAAL—A tool suite for automatic verification of real-time systems, Lect. Notes Comput. Sci., 1996, vol. 1066, pp. 232–243.

    Article  Google Scholar 

  7. Henzinger, T.A., Ho, P.H., and Wong Hoi, H., HyTech: A model checker for hybrid systems, Int. J. Software Tools Technol. Transfer, 1997, vol. 1, no. 1, pp. 110–122.

    Article  MATH  Google Scholar 

  8. Yovine, S., KRONOS: A verification tool for real-time systems, Int. J. Software Tools Technol. Transfer, 1997, vol. 1, nos. 1–2.

    Article  Google Scholar 

  9. Berard, D. and Sierra, L., Comparing verification with HyTech, Kronos and UPPAAL on the railroad crossing example, Research Report, 2000.

    Google Scholar 

  10. Graf, S., Ober, I., and Ober, I., A real time profile for UML, Int. J. Software Tools Technol. Transfer, 2002, vol. 8, no. 2, pp. 113–127.

    Article  Google Scholar 

  11. David, A. and Moller, M.O., From HUPPAAL to UPPAAL: A translation from hierarchical timed automata to flat timed automata, Univ. of Aarhus, Department of Computer Science, 2001, no. RS-01-11, BRICS.

    Google Scholar 

  12. Latella, D., Majzik, I., and Massink, M., Automatic verification of a behavioural subset of UML statechart diagrams using SPIN model-checker, Formal Aspects Comput., 1999, vol. 11, pp. 637–664.

    Article  MATH  Google Scholar 

  13. Chen Hai-yan, Dong Wei, and Wang Huo-wang, Verify UML statechart with SMV, Wuhan Univ. J. Natural Sci., 2001, vol. 6, no. 1–2, pp. 183–190.

    MATH  Google Scholar 

  14. Muniz, A.L.N., Andrade A.M.S., and Lima, G., Integrating UML and UPPAAL for designing, specifying and verifying component-based real-time systems, Innovation Software Syst. Eng., 2010, vol. 6, pp. 29–37.

    Article  Google Scholar 

  15. David, A., Moller, M.O., and Yi, W., Verification of UML statechart with real-time extensions, IT Tech. Rep. of Uppsala University, Uppsala: Dep. of Information Technology, 2003, no. 2003-009.

    Google Scholar 

  16. Behrmann, G., David, A., and Larsen, K.G., A Tutorial on UPPAAL, Lect. Notes Comput. Sci., 2004, vol. 3185, pp. 200–236.

    Article  Google Scholar 

  17. Clarke, E.M., Jr., Grumberg, O., and Peled, D., Model Checking (Cambridge, Mass.: MIT Press, 1999; Moscow: Mosc. Tsentr Nepreryvnogo Matematicheskogo Obrazovaniya, 2002).

    Google Scholar 

  18. Alur, R. and Dill, D.L., A theory of timed automata, Theor. Comput. Sci., 1994, vol. 126, pp. 183–235.

    Article  MATH  MathSciNet  Google Scholar 

  19. Alur, R. and Henzinger, T.A., Real-time system = discrete system + clock variables, in Theories and Experiences for Real-Time System Development, AMAST Series in Computing, 1994, pp. 1–30.

    Google Scholar 

  20. Volkanov, D.Yu., Zakharov, V.A., Zorin, D.A., Konnov, I.V., and Podymov, V.V., How to develop a simple tool for the verification of real-time systems, Mat. Anal., Inf. Sist., 2012, no. 4.

    Google Scholar 

  21. Furfaro, A. and Nigro, L., Embedded control systems design based on RT-DEVS and temporal analysis using UPPAAL, in Proc. of the Int. Multiconference on Computer Science and Information Technology, 2008, pp. 601–608.

    Google Scholar 

  22. Chistolinov, M.V. Epatko, I.V., Bahmurov, A.G., Smelyansky, R.L., Zakharov, V.A., Winter, K., and Usenko, Y., Towards a unified toolset for embedded systems development, in Proc. of the Conference UKRPROG-2000 Problems of Programming, 2000, nos. 1–2, pp. 316–322.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Moscow State University, Moscow, 119991, Russia

    D. Yu. Volkanov, V. A. Zakharov, D. A. Zorin & V. V. Podymov

  2. Technische Universität Wien, Karlsplatz 13, Wien, 1040, Austria

    I. V. Konnov

Authors
  1. D. Yu. Volkanov
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. V. A. Zakharov
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. D. A. Zorin
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. V. V. Podymov
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. I. V. Konnov
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to D. Yu. Volkanov.

Additional information

Original Russian Text © D.Yu. Volkanov, V.A. Zakharov, D.A. Zorin, V.V. Podymov, I.V. Konnov, 2015, published in Programmirovanie, 2015, Vol. 41, No. 6.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Volkanov, D.Y., Zakharov, V.A., Zorin, D.A. et al. A combined toolset for the verification of real-time distributed systems. Program Comput Soft 41, 325–335 (2015). https://doi.org/10.1134/S0361768815060080

Download citation

  • Received:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1134/S0361768815060080

Keywords

Search

Navigation