The multi-dataflow composer tool: generation of on-the-fly reconfigurable platforms | Journal of Real-Time Image Processing Skip to main content

Advertisement

Springer Nature Link
Log in

The multi-dataflow composer tool: generation of on-the-fly reconfigurable platforms

  • Special Issue
  • Published:
Journal of Real-Time Image Processing Aims and scope Submit manuscript

Abstract

Dataflow specifications are suitable to describe both signal processing applications and the relative specialized hardware architectures, fostering the hardware–software development gap closure. They can be exploited for the development of automatic tools aimed at the integration of multiple applications on the same coarse-grained computational substrate. In this paper, the multi-dataflow composer (MDC) tool, a novel automatic platform builder exploiting dataflow specifications for the creation of run-time reconfigurable multi-application systems, is presented and evaluated. In order to prove the effectiveness of the adopted approach, a coprocessor for still image and video processing acceleration has been assembled and implemented on both FPGA and 90 nm ASIC technology. 60 % of savings for both area occupancy and power consumption can be achieved with the MDC generated coprocessor compared to an equivalent non-reconfigurable design, without performance losses. Thanks to the generality of high-level dataflow specification approach, this tool can be successfully applied in different application domains.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
¥17,985 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price includes VAT (Japan)

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15

Similar content being viewed by others

References

  1. Altera Corp: FPGA run-time reconfiguration: two approaches—white paper (2008)

  2. Angermeier J., Wildermann S., Sibirko E., Teich J.: Placing streaming applications with similarities on dynamically partially reconfigurable architectures. In: International Conference on Reconfigurable Computing and FPGAs (ReConFig), 2010. pp. 91–96 (2010)

  3. Carta, S.M., Pani, D., Raffo, L.: Reconfigurable coprocessor for multimedia application domain. J. VLSI Signal Process. Syst. 44, 135–152 (2006)

    MATH  Google Scholar 

  4. Compton, K., Hauck, S.: Reconfigurable computing: a survey of systems and software. ACM Comput. Surv. 34, 171–210 (2002)

    Article  Google Scholar 

  5. Graphiti Editor. http://sourceforge.net/apps/trac/graphiti-editor/

  6. Hartenstein, R.: Coarse grain reconfigurable architecture (embedded tutorial). In: Proc. of the 2001 Asia and South Pacific Design Automation Conference, pp. 564–570 (2001)

  7. Hartenstein, R., Herz, M., Hoffmann, T., Nageldinger, U.: Kressarray xplorer: a new cad environment to optimize reconfigurable datapath array architectures. In: Design Automation Conference, 2000. Proceedings of the ASP-DAC 2000. Asia and South Pacific, pp. 163–168 (2000)

  8. ISO/IEC: 23001-4 MPEG systems tech.—part 4: codec configuration representation (2009)

  9. Janneck, J.W., Miller, I.D., Parlour, D.B., Roquier, G., Wipliez, M., Raulet, M.: Synthesizing hardware from dataflow programs. J. Signal Process. Syst. 63, 241–249 (2009)

    Google Scholar 

  10. Mattavelli, M., Amer, I., Raulet, M.: The reconfigurable video coding standard. IEEE Signal Process. Mag. 27(3), 159–167 (2010)

    Article  Google Scholar 

  11. Mei, B., Vernalde, S., Verkest, D., Lauwereins, R.: Design methodology for a tightly coupled VLIW/reconfigurable matrix architecture: a case study. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition, vol. 2, pp. 1224–1229 (2004)

  12. Meloni, P., Secchi, S., Raffo, L.: An FPGA-based framework for technology-aware prototyping of multicore embedded architectures. IEEE Embed. Syst. Lett. 2(1), 5–9 (2010)

    Article  Google Scholar 

  13. Memik, S.O., Bozorgzadeh, E., Kastner, R., Sarrafzadeh, M.: SPS: A strategically programmable system. In: Proc. Int. parallel and distributed processing symposium (IPDPS), Reconfigurable Architectures Workshop (RAW) (2001)

  14. Memik, S.O., Memik, G., Jafari, R., Kursun, E.: Global resource sharing for synthesis of control data flow graphs on FPGAs. In: Proc. IEEE/ACM Design Automation Conference (DAC) (2003)

  15. Miyamori, T., Olukotun, U.: A quantitative analysis of reconfigurable coprocessors for multimedia applications. In: IEEE Symposium on FPGAs for Custom Computing Machines: Proceedings, pp. 2–11 (1998)

  16. Palumbo, F., Pani, D., Manca, E., Raffo, L., Mattavelli, M., Roquier, G.: Rvc: A multi-decoder cal composer tool. In: DASIP, pp. 144–151 (2010)

  17. Palumbo, F., Carta, N., Raffo, L.: The multi-dataflow composer tool: a runtime reconfigurable hdl platform composer. In: Proceedings of the 2011 Conference on Design and Architectures for Signal and Image Processing, pp. 178–185 (2011)

  18. Roquier, G., Wipliez, M., Raulet, M., Janneck, J., Miller, I., Parlour, D.: Automatic software synthesis of dataflow program: An MPEG-4 simple profile decoder case study. In: IEEE Workshop on Signal Processing Systems (SiPS) 2008, pp. 281–286 (2008)

  19. Singh, H., Lee, M.H., Lu, G., Kurdahi, F., Bagherzadeh, N., Chaves Filho, E.: Morphosys: an integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Trans. Comput. 49(5), 465–481 (2000)

    Article  Google Scholar 

  20. Siret, N., Wipliez, M., Nezan, J.F., Rhatay, A.: Hardware code generation from dataflow programs. In: DASIP, pp. 113–120 (2010)

  21. Wan, L., Dong, C., Chen, D.: A new coarse-grained reconfigurable architecture with fast data relay and its compilation flow. In: Proceedings of Symposium on Application Accelerators in HPC (2009)

  22. Wipliez, M., Roquier, G., Nezan, J.F.: Software code generation for the rvc-cal language. J. Signal Process. Syst. 63, 203–213 (2011)

    Article  Google Scholar 

  23. Yoonjin, K., Mahapatra, R.N.: Design space exploration for efficient resource utilization in coarse-grained reconfigurable architecture. IEEE Trans. Very Large Scale Integr. (VLSI) Systems 18(10), 1471–1482 (2010)

    Article  Google Scholar 

Download references

Acknowledgments

The research leading to these results has received funding from the European Community’s Seventh Framework Programme (FP7/2007–2013) under grant agreement no. 248424, MADNESS Project, and by the Region of Sardinia, Fundamental Research Programme, L.R. 7/2007 “Promotion of the scientific research and technological innovation in Sardinia” under grant agreement CRP-18324 RPCT Project. The authors would like to thank also ST-Microelectronics for providing all the source code of the presented use-cases.

Author information

Authors and Affiliations

  1. DIEE, Department of Electrical and Electronic Engineering, University of Cagliari, P.zza DArmi, 09123, Cagliari, Italy

    Francesca Palumbo, Nicola Carta, Danilo Pani, Paolo Meloni & Luigi Raffo

Authors
  1. Francesca Palumbo
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Nicola Carta
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Danilo Pani
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Paolo Meloni
    View author publications

    You can also search for this author in PubMed Google Scholar

  5. Luigi Raffo
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Francesca Palumbo.

Rights and permissions

Reprints and permissions

About this article

Cite this article

Palumbo, F., Carta, N., Pani, D. et al. The multi-dataflow composer tool: generation of on-the-fly reconfigurable platforms. J Real-Time Image Proc 9, 233–249 (2014). https://doi.org/10.1007/s11554-012-0284-3

Download citation

  • Received:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s11554-012-0284-3

Keywords

Search

Navigation