Abstract
Process algebras are convenient formalisms to develop specifications stepwise. This can be done with the help of partially defined states in a specification. When refining the specification, new transitions are added to partially defined states. At every step, it is verified with the help of special preorders, refinement relations, that the step leads towards a desired goal. This approach has already been introduced in the case, where the verification is based on weak bisimulation equivalence. We show in this article that refinement relations can also be developed in decorated trace semantics. Moreover, the intuitive picture seems to be simpler in trace-based than in bisimulation-based semantics. The algorithms to compute the new refinement relations are exponential in the worst case, but behave quite well in practical cases.
Similar content being viewed by others
References
L. Aceto and M.C.B. Hennessy, “Adding action refinement to a finite process algebra,” Inform. and Comput., Vol. 115, pp. 204–269, 1994.
A. Aho, J. Hopcroft, and J. Ullman, The Design and Analysis of Computer Algorithms., Addison-Wesley, 1974.
R.-J. Back and J. von Wright, Refinement Calculus, A Systematic Introduction, Springer, 1998.
J. Bergstra, J. Klop, and E.-R. Olderog, “Failure Semantics with fair abstraction,” CWI Report CS-8609, Centre for Mathematics and Computer Science, Amsterdam, The Netherlands, 1986.
J. Bergstra, J. Klop, and E.-R. Olderog, “Failures without chaos: A new process semantics for fair abstraction,” in M. Wirsing (Eds.), Formal Description of Programming Concepts -III, IFIP, Elsevier Science Publishers B.V., 1987, pp. 77–101.
T. Bolognesi and E. Brinksma, “Introduction to the ISO spesification language LOTOS,” Computer Networks and ISDN Systems, Vol. 14, pp. 25–59 1987.
T. Bolognesi and M. Caneve, “Incremental development of a tool for equivalence verification,” Protocol Specification, Testing and Verification, VIII, 1988.
T. Bolognesi and S. Smolka, “Fundamental results for the verification of observational equivalence,” in H. Rudin and C.H. West (Eds.), Protocol Specification, Testing and Verification VII, 1987, pp. 165–179.
E. Brinksma, “A theory for the derivation of tests,” The Formal Description Technique LOTOS, North-Holland, 1989, pp. 235–247.
U. Celikkan and R. Cleaveland, “Computing diagnostic information for incorrect processes,” Protocol Specification, Testing and Verification, XII, Elsevier Science Publishers B.V.(Noerth-Holland), IFIP, 1992, pp. 263–277.
U. Celikkan and R. Cleaveland, “Generating diagnostic information for behavioral preorders,” Distributed Computing, Vol. 9, No. 2, pp. 61–75, 1995.
R. Cleaveland and M. Hennessy, “Testing equivalence as a bisimulation equivalence,” in Proceedings of the Workshop on Automatic Verification Methods for Finite State Systems, Lecture Notes in Computer Science 407, Springer-Verlag, 1990, pp. 11–23.
R. Cleaveland and M. Hennessy, “Testing Equivalence as a Bisimulation Equivalence,” Formal Aspects of Computing, Vol. 5, pp. 1–20, 1993.
R. Cleaveland, J. Parrow, and B. Steffen, “The concurrency workbench,” in Proceedings of the Workshop on Automatic Verification Methods for Finite State Systems, Lecture Notes in Computer Science 407, Springer-Verlag, 1990, pp. 24–37.
R. Cleaveland and B. Steffen, “A preorder for partial process specifications,” in J. Baeten and J. Klop (Eds.), Theories of Concurrency: Unification and Extension, CONCUR ‘90, Lecture Notes in Computer Science 458, Springer-Verlag, 1990, pp. 141–151.
J.P. Courtiat and D.E. Saidouni, “Action refinement in lotos,” Formal Description Techniques, V(C-10), Elsevier Science Publishing, 1993 IFIP.
E.W. Dijkstra, Discipline of Programming, Prentice Hall, Englewood Cliffs, New Jersey, 1976.
J. Fernandez, “An implementation of an efficient algorithm for bisimulation equivalence,” Science of Computer Programming, Vol. 13, pp. 219–236, 1989/90.
J.-C. Fernandez, H. Garavel, A. Kerbrat, R. Mateescu, L. Mounier, and M. Sighireanu, “CADP (Caesar/aldebaran development package) a protocol validation and verification toolbox,” in R. Alur and T.A. Henzinger (Eds.), Proceedings of the 8th Conference on Computer-Aided Verification (New Brunswick, New Jersey, USA), Lecture Notes in Computer Science, Berlin, Springer Verlag, August 1996, pp. 437-440.
M. Hennessy, “Acceptance trees,” Journal of the ACM, Vol. 32, No. 4, pp. 896–928, 1985.
J. Hopcroft and J. Ullman, Introduction to Automata Theory, Languages and Computation, Addison-Wesley, 1979.
P. Kanellakis and S. Smolka, “CCSexpressions, finite state processes and three problems of equivalence,” in Proceedings of ACM Symposium on Principles of Distributed Computing, 1983.
T. Karvi, “Partially defined lotos specifications and their refinement relations,” Dissertation, University of Helsinki, Department of Computer Science, Series of Publications A, Report A-2000-5. Available in ps-form at http://ethesis.helsinki.fi/julkaisut/mat/tieto/vk/karvi.
R. Mateescu, “Formal description and analysis of a bounded retransmission protocol,” in Proceedings of the COST 247 International Workshop on Applied Formal Methods in System Design, June 17–19 Maribor, Slovenia, 1996, pp. 98–113.
R. Milner, Communication and Concurrency, Prentice Hall, 1989.
R. Paige and R. Tarjan, “Three partition refinement algorithms,” SIAM J. Computing, Vol. 16, No. 6, pp. 973–989, 1987.
A. Valmari, “The weakest deadlock-preserving congruence,” Information Processing Letters Vol. 53, pp. 341–346, 1995.
A. Valmari and M. Tienari, “An improved failures equivalence for finite-state systems with a reduction algorithm,” in 11th International IFIP WG6.1 Symposium on Protocol Specification, Testing and Verification, Stockholm, 1991, pp. 1–16.
A. Valmari and M.Tienari, “Compositional failure-based semantic models for basic LOTOS,” Formal Aspects of Computing, Vol. 7, pp. 440–468, 1995.
D. Walker, “Bisimulation and divergence,” Information and Computation, Vol. 85, pp. 202–241, 1990.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Karvi, T., Tienari, M. & Kaivola, R. Stepwise Development of Process-Algebraic Specifications in Decorated Trace Semantics. Form Method Syst Des 26, 293–317 (2005). https://doi.org/10.1007/s10703-005-1631-9
Issue Date:
DOI: https://doi.org/10.1007/s10703-005-1631-9