Abstract
Process variability makes silicon devices to become increasingly less predictable, forcing chip designers to create different techniques to avoid losing performance and keeping yield. NoC links are also affected from process variation. Actually, the probability of having faulty links in a NoC might considerably increase in future CMP systems, expected to be implemented with 22nm technology by 2015.
In this paper we propose a new technique to overcome the presence of failures in NoC links. The proposed mechanism, a variable phit-size NoC architecture, is intended to face both manufacturing defects and variation-induced timing errors. Our new mechanism adapts link operation to the real conditions of the manufactured chip and therefore it is able to keep links working in the presence of variations.
Simulation results show that most of the still available bandwidth present in links affected by process variation can be retrieved, thus avoiding the performance degradation that other mechanisms, like reducing link frequency, would introduce.
Chapter PDF
Similar content being viewed by others
References
Mejia, A., Flich, J., Reinemo, S., Skeie, T., Duato, J.: Segment-Based Routing: An Efficient Fault-Tolerant Routing Algorithm for Meshes and Tori. In: 2006 International Parallel and Distributed Processing Symposium, IPDPS 2006 (2006)
Chen, G., Friedman, E.G.: Low-power repeaters driving RC and RLC interconnects with delay and bandwidth constraints. IEEE Transactions on Very Large Scale Integration Systems 14(2), 161–172 (2006)
Ernst, D., Kim, N.S., Das, S., Pant, S., Rao, R., Pham, T., Ziesler, C., Blaauw, D., Austin, T., Flautner, K., Mudge, T.: Razor: a low-power pipeline based on circuit-level timing speculation. In: Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-36, pp. 7–18 (December 2003)
International Technology Roadmap for Semiconductors. ITRS 2007 Online Edition, http://www.itrs.net/Links/2007ITRS/Home2007.htm
Grecu, C., Ivanov, A., Saleh, R., Pande, P.P.: Noc interconnect yield improvement using crosspoint redundancy. In: 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, DFT 2006, pp. 457–465 (October 2006)
Hernández, C., Silla, F., Duato, J.: A methodology for the characterization of process variation in noc links. In: Proceedings of the Design, Automation and Test in Europe Conference, pp. 685–690 (March 2010)
Hernández, C., Roca, A., Flich, J., Silla, F., Duato, J.: Characterizing the impact of process variation on 45 nm noc-based cmps. Journal of Parallel and Distributed Computing 71(5), 651–663 (2011); Networks-on-Chip
Murali, S., Tamhankar, R., Angiolini, F., Pulling, A., Atienza, D., Benini, L., De Micheli, G.: Comparison of a timing-error tolerant scheme with a traditional re-transmission mechanism for networks on chips. In: International Symposium on System-on-Chip, pp. 1–4 (November 2006)
Owens, J.D., Dally, W.J., Ho, R., Jayasimha, D.N., Keckler, S.W., Peh, L.: Research challenges for on-chip interconnection networks. IEEE Micro 27(5), 96–108 (2007)
Hassan, F., Cheng, B., Vanderbauwhede, W., Rodriguez, F.: Impact of device variability in the communication structures for future synchronous soc designs. In: International Symposium on System-on-Chip, SOC 2009, pp. 068–072 (October 2009)
Worm, F., Ienne, P., Thiran, P., De Micheli, G.: A robust self-calibrating transmission scheme for on-chip networks. IEEE Trans. Very Large Scale Integr. Syst. 13(1), 126–139 (2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Hernández, C., Silla, F., Duato, J. (2013). Addressing Link Degradation in NoC-Based ULSI Designs. In: Caragiannis, I., et al. Euro-Par 2012: Parallel Processing Workshops. Euro-Par 2012. Lecture Notes in Computer Science, vol 7640. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-36949-0_36
Download citation
DOI: https://doi.org/10.1007/978-3-642-36949-0_36
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-36948-3
Online ISBN: 978-3-642-36949-0
eBook Packages: Computer ScienceComputer Science (R0)