Abstract
This paper describes the design and implementation of a unit to calculate the significand of a double precision floating point divider according to the IEEE-754 standard. Instead of the usual digit recurrence techniques, such as SRT-2 and SRT-4, it uses an iterative technique based on the Goldsmith algorithm. As multiplication is the main operation of this algorithm, its implementation is able to take advantage of the efficiency of the embedded multipliers available in the FPGAs. The results obtained indicate that the multiplier-based iterative algorithms can achieve better performance than the alternative digit recurrence algorithms, at the cost of some area overhead.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Wang, X., Leeser, M.: Variable Precision Floating Point Division and Square Root. In: 8th Annual High Performance Embedded Computing Workshop (October 2004)
Lienhart, G., Kugel, A., Manner, R.: Using floating-point arithmetic on FPGAs to accelerate scientific N-body simulations. In: FCCM 2002 (April 2002), pp. 182–191
Liang, J., Tessier, R., Mencer, O.: Floating point unit generation and evaluation for FPGAs. In: FCCM 2003 (April 2003)
Daga, V., Govindu, G., Prasanna, V.K., Gangadharpalli, S., Sridhar, V.: Floating-point based block LU decomposition on FPGAs. In: ERSA 2004(June 2004)
Muller, J.-M.: Partially rounded. Small-Order Approximations for Accurate Hardware-Oriented, Table-Based Methods, Reserach Report 4593, INRIA (2002)
Piñeiro, J.A., Bruguera, J.D.: High-Speed Double-Precision Computation of Reciprocation and Division. In: DCIS 2001 (November 2001)
Piñeiro, J.A., Bruguera, J.D., Muller, J.M.: Faithful Powering Computation Using Table Look-Up and a Fused Accumulation Tree. In: ARITH 2001 (June 2001)
Stuart, F.: Oberman and Michael J. Flyn, Fast IEEE rounding for division by functional iteration, TR CSL-TR-96-700, DEECS, Stanford University (1996)
Underwood, K.: FPGA vs. CPUs: Trends in Peak Floating Point Performance. In: FPGA 2004 (February 2004)
Govindu, G., Scrofano, R., Prasanna, V.: A Library of Parameterizable Floating-Point Cores for FPGAs and Their Application to Scientific Computing. In: ERSA 2005 (June 2005)
www.xilinx.com/bvdocs/ipcenter/data/_sheet/div/_gen/_ds530.pdf
http://www.xilinx.com/bvdocs/ipcenter/data_sheet/floating_point_ds335.pdf
ADM-XRC-II Reconfigurable Computer Documentation, Alpha-Data (2002), http://www.alphadata.com/adm-xrc-ii.html
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 2008 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Silva, V., Duarte, R., Véstias, M., Neto, H. (2008). Multiplier-Based Double Precision Floating Point Divider According to the IEEE-754 Standard. In: Woods, R., Compton, K., Bouganis, C., Diniz, P.C. (eds) Reconfigurable Computing: Architectures, Tools and Applications. ARC 2008. Lecture Notes in Computer Science, vol 4943. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-540-78610-8_26
Download citation
DOI: https://doi.org/10.1007/978-3-540-78610-8_26
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-78609-2
Online ISBN: 978-3-540-78610-8
eBook Packages: Computer ScienceComputer Science (R0)