A Transparent Accelerating Software Architecture for Network Storage Based on Multi-core Heterogeneous Systems | SpringerLink
Skip to main content

A Transparent Accelerating Software Architecture for Network Storage Based on Multi-core Heterogeneous Systems

  • Conference paper
  • First Online:
Computational Science and Its Applications – ICCSA 2016 (ICCSA 2016)

Part of the book series: Lecture Notes in Computer Science ((LNTCS,volume 9786))

Included in the following conference series:

  • 1255 Accesses

Abstract

With the development of software-defined storage (SDS), virtualization, and converged system, network storage systems are evolving towards service convergence and function diversity. For the demands on both protocol acceleration and transparent development, this paper proposes a transparent accelerating software architecture for network storage based on multi-core heterogeneous systems. The architecture accelerates the network storage performance transparently, namely enhances the versatility and compatibility of network storage systems based on multi-core heterogeneous systems. Therefore, it has two aspects of advantage including (1) acceleration for protocol processing and (2) agility and maintainability for network service deployment. The experimental test based on prototype platform shows that the performance density of the architecture exceeds the traditional Linux scheme.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
¥17,985 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
JPY 3498
Price includes VAT (Japan)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
JPY 5719
Price includes VAT (Japan)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
JPY 7149
Price includes VAT (Japan)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Similar content being viewed by others

References

  1. Yeh, E., Chao, H., Mannem, V.: Introduction to TCP/IP offload engine (TOE). 10 Gigabit Ethernet Alliance, 10GEA, pp. 18–20 (2002)

    Google Scholar 

  2. Halfhil, T.R.: Netlogic broadens XLP family. Microprocessor Report 24(7), 1–11 (2010)

    Google Scholar 

  3. Hussain, M.R.: Octeon multi-core processor. Keynote Speech of ANCS, pp. 611–614 (2006)

    Google Scholar 

  4. Gonzalez-Ferez, P., Bilas, A.: Tyche: an efficient Ethernet-based protocol for converged networked storage. In: 2014 30th Symposium on Mass Storage Systems and Technologies (MSST), pp. 1–11. IEEE (2014)

    Google Scholar 

  5. Darabseh, A., Alayyoub, M., Jararweh, Y.: SDStorage: a software defined storage experimental framework. In: IEEE International Conference on Cloud Engineering (IC2E), pp. 341–346 (2015)

    Google Scholar 

  6. Zheng, W.M., Shu, J.W.: Next generation distributed & intelligent network storage. World Telecommun. 17(8), 16–19 (2004)

    Google Scholar 

  7. Chen, Y.L., Yang, C.T., Chen, S.T.: Environment virtualized distributed storage system deployment and effectiveness analysis. In: 2015 Second International Conference on Trustworthy Systems and Their Applications (TSA), pp. 94–99. IEEE (2015)

    Google Scholar 

  8. He, P.C., Wang, J.L., Deng, H.J.: On architecture of multi-core packet processing system. Microcomput. Appl. 9, 12–20 (2010)

    Google Scholar 

  9. Guo, X.Y., Zhang, W., Wang, J.L.: Multieore frame of sending real-time streaming data for video-on-demand system. J. Chin. Mini-Micro Comput. Syst. 32(7), 1301–1316 (2010)

    Google Scholar 

  10. Wu, W., Crawford, M.: Potential performance bottleneck in Linux TCP. Int. J. Commun. Syst. 20(11), 1263–1283 (2007)

    Article  Google Scholar 

Download references

Acknowledgments

This research is supported by the “Strategic Priority Research Program” of the Chinese Academy of Sciences (No. XDA06010302).

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Qiuli Shang .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2016 Springer International Publishing Switzerland

About this paper

Cite this paper

Shang, Q., Wang, J., Chen, X. (2016). A Transparent Accelerating Software Architecture for Network Storage Based on Multi-core Heterogeneous Systems. In: Gervasi, O., et al. Computational Science and Its Applications – ICCSA 2016. ICCSA 2016. Lecture Notes in Computer Science(), vol 9786. Springer, Cham. https://doi.org/10.1007/978-3-319-42085-1_43

Download citation

  • DOI: https://doi.org/10.1007/978-3-319-42085-1_43

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-319-42084-4

  • Online ISBN: 978-3-319-42085-1

  • eBook Packages: Computer ScienceComputer Science (R0)

Publish with us

Policies and ethics