Construction of 1553B Bus Based on FPGA and Its Application | SpringerLink
Skip to main content

Construction of 1553B Bus Based on FPGA and Its Application

  • Conference paper
  • First Online:
Advances on P2P, Parallel, Grid, Cloud and Internet Computing (3PGCIC 2023)

Part of the book series: Lecture Notes on Data Engineering and Communications Technologies ((LNDECT,volume 189))

  • 324 Accesses

Abstract

A state control and data transform system was developed in FPGA based on 1553B data communication protocol between the command center and a remote terminal. In this system, two FPGA controlled 1553B Bus Protocol chips HI-6110 were configured as Bus Controller (BC) and Remote terminal (RT), respectively. FPGA drives BC to control BT by reading/writing Command and Status Register, and RT transfer data to BC by writing FIFO. Then message communication between BC and RT is achieved. The experimental results show that this method is practical. Moreover, this system can be extended to several RTs controlled by one BC to realize communication between command center and sub-devices in complex applications.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Subscribe and save

Springer+ Basic
¥17,985 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
JPY 3498
Price includes VAT (Japan)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
JPY 28599
Price includes VAT (Japan)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
JPY 35749
Price includes VAT (Japan)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Similar content being viewed by others

References

  1. Wang, Y., Zhao, D., Wu, H.: Design and verification of 1553B bus RT/MT function for DC based on FPGA and B61580S3. Electr. Des. Eng. (2023)

    Google Scholar 

  2. Zhao, W., Pan, L.: Design of 1553B bus full message processing remote terminal based on FPGA. In: Application of Microcontroller Embedded System (2021)

    Google Scholar 

  3. Chen, S.: Design and Verification of 1553B Bus Interface Logic, vol. 6, pp. 35–58. Harbin Institute of Technology, Harbin (2021)

    Google Scholar 

  4. He, W., Zhang, K.: Design and improvement of 1553B bus encoding and decoding module based on FPGA at Harbin Institute of Technology. Guidance & Fuze (2020)

    Google Scholar 

  5. Li, G., Lu, Z.: Design of 1553B bus remote terminal based on FPGA. Electr. Meas. (2020)

    Google Scholar 

  6. Bo, Z., Deng, J.: Design and implementation of codec based on 1553B bus. J. Shaoxing Univ. Arts Sci. (Nat. Sci) (2020)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Zhang Jing .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2024 The Author(s), under exclusive license to Springer Nature Switzerland AG

About this paper

Check for updates. Verify currency and authenticity via CrossMark

Cite this paper

Jing, Z. (2024). Construction of 1553B Bus Based on FPGA and Its Application. In: Barolli, L. (eds) Advances on P2P, Parallel, Grid, Cloud and Internet Computing . 3PGCIC 2023. Lecture Notes on Data Engineering and Communications Technologies, vol 189. Springer, Cham. https://doi.org/10.1007/978-3-031-46970-1_24

Download citation

  • DOI: https://doi.org/10.1007/978-3-031-46970-1_24

  • Published:

  • Publisher Name: Springer, Cham

  • Print ISBN: 978-3-031-46969-5

  • Online ISBN: 978-3-031-46970-1

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics