A Compilation Framework for a Dynamically Reconfigurable Architecture | SpringerLink
Skip to main content
Springer Nature Link
Log in

A Compilation Framework for a Dynamically Reconfigurable Architecture

  • Conference paper
  • First Online:
Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream (FPL 2002)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2438))

Included in the following conference series:

  • 1355 Accesses

Abstract

In addition to high performance requirements, future generation mobile telecommunications brings new constraints to the semiconductor design world. In order to associate the flexibility to the highperformances and the low-energy consumption needed by this application domain we have developed a functional level dynamically reconfigurable architecture, DART. Even if this architecture supports the processing complexity of the UMTS while allowing the portability of the devices and their evolutions, another challenge is to develop efficient high-level design tools. In this paper, we discuss about a methodology allowing the definition of such development tool based on the joint used of compilation and behavioral synthesis schemes.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Subscribe and save

Springer+ Basic
¥17,985 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
JPY 3498
Price includes VAT (Japan)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
JPY 5719
Price includes VAT (Japan)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
JPY 7149
Price includes VAT (Japan)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Rabaey, J.: Reconfigurable Processing: The Solution To Low-Power Programmable DSP. In: IEEE International Conference on Accoustics, Speech and Signal Processing (ICASSP). (1997)

    Google Scholar 

  2. Hartenstein, R.: A Decade of Reconfigurable Computing: A Visionary retrospective. In: Design Automation and Test in Europe (DATE). (2001)

    Google Scholar 

  3. David, R., Chillet, D., Pillement, S., Sentieys, O.: DART: A Dynamically Reconfigurable Architecture dealing with Next Generation Telecommunications Constraints. In: RAW. (2002)

    Google Scholar 

  4. David, R., Chillet, D., Pillement, S., Sentieys, O.: Mapping Future Generation Mobile Telecommunication Applications on a Dynamically Reconfigurable Architecture. In: ICASSP. (2002)

    Google Scholar 

  5. Schreiber, R., Aditya, S., al.: PICO-NPA: High-Level Synthsis of NonProgrammable Hardware Accelerators. Technical Report HPL-2001-249, Hewlett-Packard Labortories (2001)

    Google Scholar 

  6. Wan, M.: Design Methodology for Low Power Heterogeneous Digital Signal Processors. PhD thesis, Berkeley Wireless Design Center (2001)

    Google Scholar 

  7. Hauser, J.: Augmenting a microprocessor with reconfigurable hardware. PhD thesis, University of California, Berkeley (2000)

    Google Scholar 

  8. Wilson, R., al.: SUIF: An Infrastructure for Research on Parallelizing and Optimizing Compilers. Technical report, Computer Systems Laboratory, Stanford University (1994)

    Google Scholar 

  9. Charot, F., Messe, V.: A Flexible Code Generation Framework for the Design of Application Specific Programmable Processors. In: International Symposium on Hardware/Software Co-design (CODES). (1999)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. LASTI, University of Rennes, I, 6, rue de kerampont, F-22300, Lannion, France

    Raphael David, Daniel Chillet, Sebastien Pillement & Olivier Sentieys

  2. INRIA / IRISA, Campus de Beaulieu, F-35042, Rennes cedex, France

    Olivier Sentieys

Authors
  1. Raphael David
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Daniel Chillet
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Sebastien Pillement
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Olivier Sentieys
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Institut für Datentechnik, FG Mikroelektronische Systeme, Technische Universität Darmstadt, Karlstraße 15, 64283, Darmstadt, Germany

    Manfred Glesner  & Peter Zipf  & 

  2. Microelectronics Department, LIRMM, 161 rue Ada, 34392, Montpellier Cedex, France

    Michel Renovell

Rights and permissions

Reprints and permissions

Copyright information

© 2002 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

David, R., Chillet, D., Pillement, S., Sentieys, O. (2002). A Compilation Framework for a Dynamically Reconfigurable Architecture. In: Glesner, M., Zipf, P., Renovell, M. (eds) Field-Programmable Logic and Applications: Reconfigurable Computing Is Going Mainstream. FPL 2002. Lecture Notes in Computer Science, vol 2438. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-46117-5_108

Download citation

  • DOI: https://doi.org/10.1007/3-540-46117-5_108

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-44108-3

  • Online ISBN: 978-3-540-46117-3

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics