Abstract
In this paper we present a functional model of spiking neuron intended for hardware implementation. The model allows the design of speed- and/or area-optimized architectures. Some features of biological spiking neurons are abstracted, while preserving the functionality of the network, in order to define an architecture easily implementable in hardware, mainly in field programmable gate arrays (FPGA). The model permits to optimize the architecture following area or speed criteria according to the application. In the same way, several parameters and features are optional, so as to allow more biologically plausible models by increasing the complexity and hardware requirements of the model. We present the results of three example applications performed to verify the computing capabilities of a simple instance of our model.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
W., Kistler W. Spiking neuron models. Cambridge University Press. 2002.
Liao Y. Neural networks in hardware: A survey, http://wwwcsif.cs.ucdavis.edu/~liaoy/research/N Nhardware.pdf
Hodgkin, A. L. and Huxley, A. F. (1952). A quantitative description of ion currents and its applications to conduction and excitation in nerve membranes. J. Physiol. (Lond.), 117:500–544
Perez-Uribe A. Structure-adaptable digital neural networks. PhD thesis. 1999.EPFL. http://lslwww.epfl.ch/pages/publications/rcnt_theses/perez/PerezU_thesis.pdf
Vose M. The Simple Genetic Algorithm: Foundations and Theory
Mange D. and Tomassini M. (eds.) Bio-Inspired Computing Machines, Presses Polytech-niques et Universitaires Romandes, Lausanne, Switzerland, 1998
Hikawa H. Frequency-based multilayer neural network with on-chip learning and enhanced neuron characteristics, IEEE Trans. Neural Networks, 10(3): 545–553, May 1999.
Maya S., Reynoso R., Torres C, Arias-Estrada M. Compact Spiking Neural Network Implementation in FPGA, Field Programmable Logic Conference (FPL’2000). Austria. Pages 270–276, 2000.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Upegui, A., Peña-Reyes, C.A., Sanchez, E. (2003). A functional spiking neuron hardware oriented model. In: Mira, J., Álvarez, J.R. (eds) Computational Methods in Neural Modeling. IWANN 2003. Lecture Notes in Computer Science, vol 2686. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44868-3_18
Download citation
DOI: https://doi.org/10.1007/3-540-44868-3_18
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-40210-7
Online ISBN: 978-3-540-44868-6
eBook Packages: Springer Book Archive