Arithmetic Operation Oriented Reconfigurable Chip: RHW | SpringerLink
Skip to main content
Springer Nature Link
Log in

Arithmetic Operation Oriented Reconfigurable Chip: RHW

  • Conference paper
  • First Online:
Field-Programmable Logic and Applications (FPL 2001)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 2147))

Included in the following conference series:

  • 990 Accesses

Abstract

We have developed an ALU based reconfigurable device called RHW (Reconfigurable HardWare) that is designed to work with the CPU to accelerate the computation-intensive part of the application by reconfiguring its data paths and ALUs optimized for the algorithm. It is also important to develop high performance operation unit library to utilize function cells of RHW efficiently. This paper describes the basic architecture of the RHW, high performance operation unit library and evaluation results.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Subscribe and save

Springer+ Basic
¥17,985 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Chapter
JPY 3498
Price includes VAT (Japan)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
JPY 11439
Price includes VAT (Japan)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
JPY 14299
Price includes VAT (Japan)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Yamauchi, T., et al.,’ Mapping Algorithms for a Multi-Bit Data Path Processing Reconfigurable Chip RHW’, IEEE Workshop on FPGAs for Custom Computing Machines (FCCM’00), pp. 281–282, April (2000)

    Google Scholar 

  2. Wakabayashi, K. and Tanaka, H.,’ Global Scheduling Independent of Control Dependencies Based on Condition Vectors’, 29th DAC, pp. 112–115 (1992)

    Google Scholar 

  3. Yamauchi, T., et al.,’ SOP: A Reconfigurable Massively Parallel System and Its Control-Data-Flow based Compiling Method’, IEEE Workshop on FPGAs for Custom Computing Machines (FCCM-96), pp. 148–156, April (1996)

    Google Scholar 

  4. Goldstein, S.C., et al.,’ PipeRench: A Reconfigurable Architecture and Compiler’, Computer, April, pp. 70–77 (2000)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. RWCP Adaptive Devices NEC Laboratory, 1-1, Miyazaki 4-Chome, Miyamae-ku, Kawasaki, Kanagawa, 216-8555, Japan

    Tsukasa Yamauchi, Shogo Nakaya, Takeshi Inuo & Nobuki Kajihara

Authors
  1. Tsukasa Yamauchi
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Shogo Nakaya
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Takeshi Inuo
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. Nobuki Kajihara
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Division of Informatics, University of Edinburgh, James Clerk Maxwell Building Mayfield Road, EH9 3JZ, Edinburgh, UK

    Gordon Brebner

  2. School of Electrical and Electronic Engineering, Queen’s University of Belfast, Ashby Building Stranmillis Road, BT9 5AH, Belfast, UK

    Roger Woods

Rights and permissions

Reprints and permissions

Copyright information

© 2001 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Yamauchi, T., Nakaya, S., Inuo, T., Kajihara, N. (2001). Arithmetic Operation Oriented Reconfigurable Chip: RHW. In: Brebner, G., Woods, R. (eds) Field-Programmable Logic and Applications. FPL 2001. Lecture Notes in Computer Science, vol 2147. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44687-7_66

Download citation

  • DOI: https://doi.org/10.1007/3-540-44687-7_66

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-42499-4

  • Online ISBN: 978-3-540-44687-3

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation