Design of a Fault Tolerant FPGA | SpringerLink
Skip to main content
Springer Nature Link
Log in

Design of a Fault Tolerant FPGA

  • Conference paper
  • First Online:
Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing (FPL 2000)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1896))

Included in the following conference series:

Abstract

In this paper we introduce our fault tolerant FPGA and explain the fault tolerant features of our FPGA. They result from the block structure, the cell structure, and the intrablock routing along with a global state machine for testing. The state machine along with comparator detects single stuck-at-zero/one faults in the cell structure and mask them on block level.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

Similar content being viewed by others

References

  1. Abramovici, Stroud, Hamilton, Wijesuriya, and Verma. Using Roving STARs for On-Line testing and Diagnosis of FPGAs in Fault-Tolerant Applications. Intl. Test Conference, Atlantic City, NJ, 1999.

    Google Scholar 

  2. Christine Bauer, Peter Zipf, and H. Wojtkowiak. Integration von Fehlertoleranz im Codesign. In Proc. ThirdITG/GI/GMM-W orkshop, 2000.

    Google Scholar 

  3. André DeHon. Dynamically Programmable Gate Arrays: A Step Toward Increased Computational Density. Proceedings of the 1996 Canadian Workshop of Field Programmable Devices, 1996.

    Google Scholar 

  4. Peter Zipf, Christine Bauer, and H. Wojtkowiak. A Hardware Extension to Improve Fault Handling in FPGA-Based Systems. Design and Diagnostic of Electronic Circuits and Systems Workshop (DDECS 2000), Smolenice Castle, Slovakia, April 5–7, 2000.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Institute of Technical Computer Science, University of Siegen, 57068, Siegen, Germany

    T. Bartzick, M. Henze, J. Kickler & K. Woska

Authors
  1. T. Bartzick
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. M. Henze
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. J. Kickler
    View author publications

    You can also search for this author in PubMed Google Scholar

  4. K. Woska
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Editors and Affiliations

  1. Computer Science Department, University of Kaiserslautern, P. O. Box. 30 49, 67653, Kaiserslautern, Germany

    Reiner W. Hartenstein

  2. Carinthia Tech Institute, Richard-Wagner-Str. 19, 9500, Villach, Austria

    Herbert Grünbacher

Rights and permissions

Reprints and permissions

Copyright information

© 2000 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Bartzick, T., Henze, M., Kickler, J., Woska, K. (2000). Design of a Fault Tolerant FPGA. In: Hartenstein, R.W., Grünbacher, H. (eds) Field-Programmable Logic and Applications: The Roadmap to Reconfigurable Computing. FPL 2000. Lecture Notes in Computer Science, vol 1896. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44614-1_16

Download citation

  • DOI: https://doi.org/10.1007/3-540-44614-1_16

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-67899-1

  • Online ISBN: 978-3-540-44614-9

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation