Abstract
This chapter presents a novel approach for an efficient, yet accurate estimation technique for power consumption and performance of embedded and general-purpose applications. Our approach is adaptive in nature and is based on detecting sections of code characterized by high temporal locality (also called hotspots) in the execution profile of the benchmark being executed on a target processor. The technique itself is architecture and input independent and can be used for both embedded, as well as for general-purpose processors. We have implemented a hybrid simulation engine, which can significantly shorten the simulation time by using on-the-fly profiling for critical sections of the code and by reusing this information during power/performance estimation for the rest of the code. By using this strategy, we were able to achieve up to 20x better accuracy compared to a flat, non-adaptive sampling scheme and a simulation speed-up of up to 11.84x with a maximum error of 1.03% for performance and 1.92% for total energy on a wide variety of media and general-purpose applications.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
C. X. Huang, B. Zhang, A. C. Deng and B. Swirski. “The Design and Implementation of Powermill.” In Proceedigs of International Workshop on Low Power Design, pp. 105–110, April 1995.
D. Brooks, V. Tiwari and M. Martonosi. “Wattch: A Framework for Architectural-Level Power Analysis and Optimizations.” In Proceedigs of International Symposium on Computer Architecture, pp. 83–94, Vancouver, BC, Canada, June 2000.
W. Ye, N. Vijaykrishnan, M. Kandemir and M. J. Irwin. “The Design and Use of SimplePower: A Cycle-Accurate Energy Estimation Tool.” In Proceedigs of ACM/IEEE Design Automation Conference, Los Angeles, CA, USA, June 2000.
C. Brandolese, W. Fornaciari, F. Salice and D. Sciuto. “An Instruction-Level Functionality-Based Energy Estimation Model for 32-bit Microprocessors.” In Proceedigs of Design Automation Conference, pp. 346–351, June 2000.
J. Russell and M. Jacome. “Software Power Estimation and Optimization for High-Performance 32-bit Embedded Processors,” in Proceedigs of International Conference on Computer Design, pp. 328–333, October 1998.
A. Sama, M. Balakrishnan and J. F. M. Theeuwen. “Speeding up Power Estimation of Embedded Software.” In Proceedigs of International Symposium on Low Power Electronics and Design, Rapallo, Italy, 2000.
V. Tiwari, S. Malik and A. Wolfe. “Power Analysis of Embedded Software: A First Step Towards Software Power Minimization.” In IEEE Transactions on VLSI Systems, Vol. 2, No. 4, pp. 437–445, December 1994.
T. K. Tan, A. Raghunathan, G. Lakshminarayana and N. K. Jha. “High-Level Software Energy Macro-Modelling.” In Proceedings of ACM/IEEE Design Automation Conference, Las Vegas, Nevada, USA, June 2001.
M. Lajolo, A. Raghunathan and S. Dey, “Efficient Power Co-Estimation Techniques for System-on-Chip Design,” In Proc. Design & Test Europe, pp.27–34, March 2000.
G. Qu, N. Kawabe, K. Usami and M. Potkonjak. “Function-Level Power Estimation Methodology for Microprocessors.” In Proceedings of ACM/IEEE Design Automation Conference, Los Angeles, CA, USA, June 2000.
R. Marculescu, D. Marculescu and M. Pedram, “Sequence Compaction for Power Estimation: Theory and Practice.” In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No. 7, pp. 973–993, July 1999.
D. Burger and T. M. Austin. “The Simplescalar Tool Set, Version 2.0.” In Computer Architecture News, pp. 13–25, June 1997.
Matthew C. Merten, Andrew R. Trick, Christopher N. George, John C. Gyllenhaal, and Wen-mei W. Hwu. “A Hardware-Driven Profiling Scheme for Identifying Program Hot Spots to Support Runtime Optimization.” In Proceedings of International Symposium on Computer Architecture, pp. 136–147, May, 1999.
M. Sami, D. Sciuto, C. Silvano and V. Zaccaria, “Instruction-Level Power Estimation for Embedded VLIW Cores.” In Proceedings of International Workshop of Hardware/Software Codesign, pp. 34–37, March 2000.
A. Sinha and A. P. Chandrakasan, “JouleTrack-A Web Based Tool for Software Energy Profiling,” In Proceedings of ACM/IEEE Design Automation Conference, Las Vegas, Nevada, USA, June 2001.
D. Marculescu and A. Iyer, “Application-Driven Processor Design Exploration for Power-Performance Trade-off Analysis,” In Proceedings of IEEE/ACM International Conference on Computer-Aided Design, San Jose, USA, Nov. 2001.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2003 Kluwer Academic Publishers
About this chapter
Cite this chapter
Rapaka, V.S.P., Marculescu, D. (2003). Efficient Power/Performance Analysis of Embedded and General Purpose Software Applications. In: Jerraya, A.A., Yoo, S., Verkest, D., Wehn, N. (eds) Embedded Software for SoC. Springer, Boston, MA. https://doi.org/10.1007/0-306-48709-8_22
Download citation
DOI: https://doi.org/10.1007/0-306-48709-8_22
Publisher Name: Springer, Boston, MA
Print ISBN: 978-1-4020-7528-5
Online ISBN: 978-0-306-48709-5
eBook Packages: Springer Book Archive