计算机科学 ›› 2017, Vol. 44 ›› Issue (3): 70-72.doi: 10.11896/j.issn.1002-137X.2017.03.017
方娟,刘士建,刘思彤
FANG Juan, LIU Shi-jian and LIU Si-tong
摘要: 随着集成电路工艺的迅速发展,传统的片上网络由于缓存引起芯片面积开销和能耗增加,从而使得无缓存路由技术得到了广泛关注。通过消除缓存, 整体的流水线进程大大得到简化,性能得到提高。但当网络负载量较大时,数据包被多次偏转或误传,导致网络的延迟增加,系统健壮性较差。针对片上网络运行应用的多样性,异构网络作为一种相对灵活的网络结构,能有效地降低网络的传输时延,提高系统性能。文中设计了无缓存NoC和带缓存NoC两种路由方式相结合的异构片上网络,并匹配静态路由算法和动态的自适应路由算法(AFC)进行数据包的传输。同时,还提出了一种针对AFC的优化算法(AFC-LP),其通过对无缓存路由计算的二次仲裁,进一步降低了通信的平均时延,提高了网络性能。实验表明,AFC-LP算法相比于传统带缓存的维序X-Y路由算法,片上网络的平均延迟降低了28.4%,CPU每一时钟周期内所执行的指令数IPC(Instruction Per Cycle)提升了10.4%。
[1] SHAO J C.a study on the performance optimization of network on chip with accelerated network [D].Hangzhou:Zhejiang University,2014.(in Chinese) 邵景成.带加速网络的片上网络性能优化研究[D].杭州:浙江大学,2014. [2] MISHRA A K,VIJAYKRISHNAN N,DAS C R.A case for heterogeneous on-chip interconnects for CMPs[C]∥Proceeding of the 2011 38th Annual International Symposium on Computer Architecture.San Jose,CA:IEEE,2011:389-399. [3] JAFRI SAR,HONG Y J,THOTTETHODI M,et al.Adaptive flow control for robust performance and energy[C]∥Proceeding of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture.Atlanta,GA:IEEE,2010:433-444. [4] FALLIN C,CARIK C,MUTLU O.CHIPPER:A low-complexity Bufferless Deflection Router[C]∥Proceeding of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture.San Antonio,TX:IEEE,2011:144-155. |
No related articles found! |
|