Abstract
In this paper, a new method for reducing scan shifts is presented. Scan design is one of the most popular designs for test method for sequential circuits. However, for circuits with many flip-flops, it requires a long test application time and high test-data volume. Our new scan method utilizes two configurations of scan chains, a folding scan tree and a fully compatible scan tree to alleviate these problems. It is observed that uncompacted test patterns typically contain a large fraction of don't care values. This property is exploited in the fully compatible scan tree to reduce scan shifts without degrading fault coverage. Then, a folding scan tree is configured to further reduce the length of scan chain and scan shifts. Experimental results on benchmark circuits show that this scan method can significantly reduce scan shifts.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
B.B. Bhattacharya, S.C. Seth, and S. Zhang, “Double-Tree Scan: A Novel Low-Power Scan-Path Architecture,” in Proc. Int'l Test Conf., 2003, pp. 470–479.
C.-A. Chen and S.K. Gupta, “Efficient BIST TPG Design and Test Set Compaction via Input Reduction,” IEEE Trans. on CAD, vol. 17, no. 8, pp. 692–705, 1998.
I. Hamzaoglu and J.H. Patel, “Reducing Test Application Time for Full Scan Embedded Cores,” in Proc. Int'l Symp. Fault-Torelant Computing, 1999, pp. 260–267.
W.B. Jone, J.C. Rau, S.C. Chang, and Y.L. Wu, “A Tree-Structured LFSR Synthesis Scheme for Pseudo-Exhaustive Testing of VLSI Circuits,” in Proc. Int'l Test Conf., 1998, pp. 322–330.
S. Kajihara, I. Pomeranz, K. Kinoshita, and S.M. Reddy, “Cost-Effective Generation of Minimal Test Sets for Stuck-at Faults in Combinational Logic Circuits,” IEEE Trans. on CAD, vol. 14, no. 12, pp. 1496–1504, 1995.
K. Miyase and S. Kajihara, “Optimal Scan Tree Construction with Test Vector Modification for Test Compression,” in Proc. Asian Test Conf., 2003, pp. 136–141.
S.M. Reddy, K. Miyase, S. Kajihara, and I. Pomeranz, “On Test Data Volume Reduction for Multiple Scan Chain Designs,” in Proc. VLSI Test Symp., 2000, pp. 103–108.
S. Samaranayake, N. Sitchinava, R. Kapur, M.B. Amin, and T.W. Williams, “Dynamic Scan: Driving Down the Cost of Test,” IEEE Computer, pp. 63–68, 2000.
S. Sybille, H.-G. Liang, and H.-J. Wunderlich, “A Mixed Mode BIST Scheme Based on Reseeding of Folding Counters,” in Proc. Int'l Test Conf., 2000, pp. 778–784.
D. Xiang, S. Gu, J.Sun, and Y. Wu, “A Cost-Effective Scan Architecture for Scan Testing with Non-scan Test Power and Test Application Cost,” in Proc. Design Automation Conf., June 2003, pp. 744–747.
Author information
Authors and Affiliations
Corresponding author
Additional information
Hiroyuki Yotsuyanagi received his B.E., M.E. and Ph.D degrees from Osaka University, in 1993, 1995 and 1998, respectively. In 1998 he joined the Department of Electrical and Electronic Engineering, the University of Tokushima, where he is currently an Associate Professor. His research interest includes test synthesis for sequential circuits and current testing for CMOS ICs. He is a member of the IEICE and the IEEE.
Toshimasa Kuchii received B.E., M.E., and Ph.D. degrees in Electrical and Electronic Engineering from the University of Tokushima in 1994, 1996, and 1999, respectively. He is currently a DFT engineer at Sharp Corporation. His research interests are DFT methodologies for SoC devices, PLL jitter testing, and DFT for image sensor devices.
Shigeki Nishikawa received B.E. in the Department of Information and Behavioral Sciences from Hiroshima University in 1980. He is currently a manager of LSI test engineering department at Sharp Corporation. His research interests are DFT, DFM and the total solution of testing technologies in the CAE tools.
Masaki Hashizume received his B.E. and M.E. degrees in electrical engineering from the Univ. of Tokushima and Dr.E. degree from Kyoto Univ., in 1978, 1980 and 1993, respectively. He is currently a Professor of the Department of Electrical and Electronic Engineering, Faculty of Engineering, the Univ. of Tokushima. His research interests are logic synthesis and supply current testing of logic circuits.
Kozo Kinoshita received B.E., M.E., and Ph.D. in Communication Engineering from Osaka University in 1959, 1961, and 1964, respectively. From 1964 to 1966 he was an Assistant Professor and from 1967 to 1977, an Associate Professor of Electronic Engineering at Osaka University, Osaka, Japan. From 1978 to 1989, he was a Professor in the Department of Information and Behavioral Sciences, Hiroshima University, Hiroshima, Japan. From 1989 to 2000, he again joined Osaka University as a Professor in the Department of Applied Physics, and is enumerates professor of Osaka University. Since April 2000, he has been a professor at Faculty of Informatics, Osaka Gakuin University, and is the Dean of Informatics. His fields of interest are test generation, fault diagnosis, memory testing, current testing, crosstalk testing, compact testing and testable design for logic circuits. He organized a series of Asian Test Symposium and was the Group Chair of Asian and Pacific Activities in Test Technology Technical Council of IEEE Computer Society until 2002. Prof. Kinoshita is IEEE Life Fellow, IEICE Fellow and a member of the Institute of Information Processing of Japan. He was a member of the editorial board of JETTA until 2000.
Rights and permissions
About this article
Cite this article
Yotsuyanagi, H., Kuchii, T., Nishikawa, S. et al. Reducing Scan Shifts Using Configurations of Compatible and Folding Scan Trees. J Electron Test 21, 613–620 (2005). https://doi.org/10.1007/s10836-005-2719-2
Received:
Revised:
Issue Date:
DOI: https://doi.org/10.1007/s10836-005-2719-2