Abstract
In this paper, a floating point multiply- and-accumulate (FMAC) processor capable of running the FIR, IIR, and FFT algorithms is proposed. This processor executes many independent FMAC operations circularly without causing any hazard. The algorithmic processing is decomposed into independent subprocesses, each of which executes a FMAC group and all of the subprocesses are activated in turn. The projection method of VLSI array processors is used to map the data flow of FIR, IIR, and FFT into subprocesses so that the algorithms can be successfully executed by the processor in the way of pipeline interleaving. Because of the 100% utilization of pipeline, a very good performance is achieved.
This is a preview of subscription content, log in via an institution to check access.
Similar content being viewed by others
References
Edward A. Lee and David G. Messerschmitt, “Pipeline Interleaved Programmable DSP's Architecture,”IEEE Trans. ASSP, Vol. ASSP-35, pp. 1320–1333, 1987.
Edward A. Lee, “Programmable DSP Architectures: Part II,”IEEE ASSP Magazine, pp. 4–14, Jan. 1989.
Bradley J. Benschneider, William J. Bowhill, Elizabeth M. Cooper, Moshe N. Gavrielov, Paul E. Gronouwski, Vijay K. Maheshwari, Victor Peng, Jeffrey D. Pickholtz, and Sridhar Samudrala, “A Pipelined 50-MHz CMOS 64-bit Floating-Point Arithmetic Processor,”IEEE J. Solid-State Circuits, Vol. 24, pp. 1317–1323, 1989.
Brian C. Mckinney and Fayez El Guibaly, “A Multiple-Access Pipeline Architecture for Digital Signal Processing,”IEEE Trans. Computers. Vol. 37, pp. 283–290, 1988.
Bahman Barazesh, Jean-Claude Michalina, and Andre Picco, “A VLSI Signal Processor with Complex Arithmetic Capability,”IEEE Trans. Circuits and Systems, Vol. 35, pp. 495–505, 1988.
S.Y. Kung,VLSI Array Processors, Prentice-Hall, pp. 480–490, 1988.
Frans J. Van Wijk, Jef L. Van Meerbergen, Frank P. Welten, Jan Stoter, Jos A. Huisken, Antoine Delaruelle, Karel J.E. Van Eerdewijk, Josef Schmid, and Jan H. Wittek, “A 2-μm CMOS 8-MIPS Digital Signal Processor with Parallel Processing Capability,”IEEE J. Solid-State Circuits, Vol. SC-21, pp. 750–764, 1986.
Bill Eichen, M.H. Davis, and B.D. Kulp, “ELECTRONIC DESIGN EXCLUSIVE: Floating-point math integrated on Chip makes DSP IC a standout,”Electronic Design Magazine, pp. 159–165, Feb. 1986.
John Roesgen and Sayuri Tung, “ELECTRONIC DESIGN EXCLUSIVE: Moving memory off chip, DSPμP squeezes in more computational power,”Electronic Design Magazine, pp. 159–165, Feb. 1986.
DSP56000 Digital Signal Processor User's Manual, Motorola, Inc., 1986.
Richard W. Linderman, Paul M. Chau, Walter H. Ku, and Peter P. Reusens, “CUSP: A 2-μm CMOS Digital Signal Processor,”IEEE J. Solid-State Circuits, Vol. SC-20, pp. 761–768, 1985.
“Advanced product information user's manual,” inμPD77230 Advanced Signal Processor, NEC Electronics U.S.A. Inc.
“Data sheet for the μPD7720 signal processor interface (SPI),” inDigital Signal Processor, NEC Electronics U.S.A. Inc.
TMS32010 User's Guide, Texas Instruments Incorporated, 1983.
P.M. Kogge,The Architecture of Pipelined Computers, New York: McGraw-Hill, 1981.
Liang-Gee Chen, Yeu-Shen Jehng, and Tzi-Dar Chiueh, “Pipeline Interleaving Design for FIR, IIR, and FFT,” inProceedings of the Synthesis and Simulation Meeting and International Interchange, SASIMI Workshop, Kyoto, Japan, 1990, pp. 207–214.
Bill Travis, “EDN's DSP-CHIP DIRECTORY: Single-chip DSPs advance in speed and versatility,”EDN Magazine, pp. 125–134, Oct. 1989.
Author information
Authors and Affiliations
Rights and permissions
About this article
Cite this article
Chen, LG., Jehng, YS. & Chiueh, TD. Pipeline interleaving design for FIR, IIR, and FFT array processors. Journal of VLSI Signal Processing 10, 275–293 (1995). https://doi.org/10.1007/BF02120033
Received:
Revised:
Published:
Issue Date:
DOI: https://doi.org/10.1007/BF02120033