Abstract
Transactional memory is an appealing technology which frees programmer from lock-based programming. However, most of current hardware transactional memory systems are proposed for multi-core processors, and may face some challenges with the increasing of processor cores in many-core systems, such as inefficient utilization of transactional buffers, unsolved problem of transactional buffer overflow, etc. This paper proposes PM_TM, a hardware transactional memory for many-core processors. The system turns transactional buffers that are traditionally private to processor cores into shared by moving them from L1-level to L2-level, and uses partition mechanism to provide logically independent and dynamically expandable transactional buffers to transactional threads. As the result, the solution can utilize transactional buffers more efficient and moderate the problem of transactional buffer overflow. The system is simulated and evaluated using gems and simics simulator with STAMP benchmarks. Evaluation results show that the system achieves better performance and scalability than traditional solutions in many-core processors.
Chapter PDF
Similar content being viewed by others
References
Herlihy, M., Moss, J.E.B.: Transactional Memory Architectural Support for Lock-Free Data Structure. In: 20th International Symposium on Computer Architecture, pp. 289–300. IEEE (1993)
Moscibroda, T., Mutlu, O.: A Case for Bufferless Routing in On-Chip Networks. In: 36th International Symposium on Computer Architecture, pp. 196–207. IEEE (2009)
Hammond, L., Wong, V., Chen, M., et al.: Transactional Memory Coherence and Consistency. In: 31th International Symposium on Computer Architecture (ISCA 2004), pp. 53–65. IEEE CS Press (2004)
Scott Ananian, C., Asanovic, K., Kuszmaul, B.C., et al.: Unbounded Transactional Memory. In: 11th International Symposium on High-Performance Computer Architecture (HPCA 2005), pp. 316–327. IEEE CS Press (2005)
Moore Kevin, E., Jayaram, B., Moravan Michelle, J., et al.: LogTM: log-based transactional memory. In: 12th International Symposium on High-Performance Computer Architecture (HPCA 2006), pp. 258–269. IEEE CS Press (2006)
Ceze, L., Tuck, J., et al.: Bulk Disambiguation of Speculative Threads in Multiprocessors. In: 33rd International Symposium on Computer Architecture, pp. 227–238 (2006)
Shriraman, A., Spear, M.F., et al.: An Integrated Hardware-Software Approach to Flexible Transactional Memory. In: 34th Annual International Symposium on Computer Architecture, pp. 104–115. ACM (2007)
Shriraman, A., Dwarkadas, S., Scott, M.L.: Flexible Decoupled Transactional Memory Support. In: 35th International Symposium on Computer Architecture, pp. 139–150. IEEE & ACM (2008)
Kumar, S., Chu, M., Hughes, C.J., et al.: Hybrid Transactional Memory. In: 11th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 209–220. ACM Press (2006)
Rajwar, R., Herlihy, M., Lai, K.: Virtualizing Transactional Memory. In: 32nd International Symposium on Computer Architecture, pp. 495–505. IEEE CS Press (2005)
Liu, Y., Su, Y., Zhang, C., Wu, M., Zhang, X., Li, H., Qian, D.: Efficient Transaction Nesting in Hardware Transactional Memory. In: Müller-Schloer, C., Karl, W., Yehia, S. (eds.) ARCS 2010. LNCS, vol. 5974, pp. 138–149. Springer, Heidelberg (2010)
Taylor, M.B., Lee, W., Miller, J., et al.: Evaluation of the raw microprocessor: An exposed-wire-delay architecture for ILP and streams. In: 31st Annual International Symposium on Computer Architecture, pp. 2–13 (2004)
Martin, M.M.K., Sorin, D.J., Beckmann, B.M., et al.: Multifacet’s General Execution-driven Multiprocessor Simulator (GEMS) Toolset. SIGARCH Computer Architecture News, 92–99 (November 2005)
Magnusson, P.S., Christensson, M., Eskilson, J., et al.: Simics: A full system simulation platform. IEEE Computer Society 35(2), 50–58 (2002)
Minh, C.C., Chung, J., Kozyrakis, C., et al.: STAMP: Stanford Transactional Applications for Multi-Processing. In: 2008 IEEE International Symposium on Workload Characterization, pp. 35–46. IEEE CS Press (2008)
Bloom, B.H.: Space/time trade-offs in hash coding with allowable errors. Communications of the ACM, 422–426 (1970)
Gramoli, V., Guerraoui, R., Trigonakis, V.: TM2C: a Software Transactional Memory for Many-Cores. In: ACM European Conference on Computer Systems (EuroSys 2012), pp. 351–364 (2012)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 IFIP International Federation for Information Processing
About this paper
Cite this paper
Liu, Y., Zhang, X., Wang, Y., Qian, D., Chen, Y., Wu, J. (2013). Partition-Based Hardware Transactional Memory for Many-Core Processors. In: Hsu, CH., Li, X., Shi, X., Zheng, R. (eds) Network and Parallel Computing. NPC 2013. Lecture Notes in Computer Science, vol 8147. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-40820-5_26
Download citation
DOI: https://doi.org/10.1007/978-3-642-40820-5_26
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-40819-9
Online ISBN: 978-3-642-40820-5
eBook Packages: Computer ScienceComputer Science (R0)