Abstract
In the search for new paradigms to simplify multithreaded programming, Transactional Memory (TM) is currently being advocated as a promising alternative to lock-based synchronization. Among the two most important alternatives proposed for conflict detection and data versioning in today’s Hardware Transactional Memory systems (HTMs), the Lazy-Lazy one allows increased concurrency, potentially bringing higher performance levels in most cases. Unfortunately, the implementation of the commit protocol in Lazy-Lazy systems results in increased complexity and has severe impact on performance and energy consumption. In this work, we propose GCommit, an efficient and low cost hardware implementation of the SEQ commit protocol based on the use of hardware locks. Specifically, GCommit deploys hardware locks to ensure exclusive access to shared data at commit time. Implementing this functionality using dedicated hardware brings important benefits in terms of execution time as well as energy consumption with respect to traditional commit protocols that use the general-purpose interconnection network . Additionally, our proposal has negligible requirements in terms of area. Results for a 16-core CMP show that the GCommit protocol obtains average reductions of 15.7% and 13.7% in terms of execution time and energy consumption, respectively, compared with a traditional implementation of Scalable TCC with SEQ, a high-performance commit protocol proposed in the literature.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Kanter, D.: Analysis of Haswell’s transactional memory. In: Real World Technologies (Febuary 15, 2012)
Herlihy, M., Eliot, J., Moss, B.: Transactional memory: Architectural support for lock-free data structures. In: ISCA 20 (May 1993)
Gaona-Ramírez, E., Titos-Gil, R., Fernández, J., Acacio, M.E.: Characterizing energy consumption in hardware transactional memory systems. In: SBAC-PAD-22 (October 2010)
Pugsley, S.H., Awasthi, M., Madan, N., Muralimanohar, N., Balasubramonian, R.: Scalable and reliable communication for hardware transactional memory. In: PACT-17 (October 2008)
Chafi, H., Casper, J., Carlstrom, B.D., McDonald, A., Minh, C.C., Baek, W., Kozyrakis, C., Olukotun, K.: A scalable, non-blocking approach to transactional memory. In: HPCA-13 (February 2007)
Abellán, J.L., Fernández, J., Acacio, M.E.: Design of an efficient communication infrastructure for highly-contended locks in many-core cmps. Journal of Parallel and Distributed Computing (July 2012)
Martin, M.M.K., Sorin, D.J., Beckmann, B.M., Marty, M.R., Xu, M., Alameldeen, A.R., Moore, K.E., Hill, M.D., Wood, D.A.: Multifacet’s general execution-driven multiprocessor simulator (GEMS) toolset. SIGARCH CAN 33(4), 92–99 (2005)
Magnusson, P.S., Christensson, M., Eskilson, J., Forsgren, D., Hallberg, G., Hogberg, J., Larsson, F., Moestedt, A., Werner, B.: Simics: A full system simulation platform. IEEE Computer 35, 50–58 (2002)
Kahng, A.B., Li, B., Peh, L.S., Samadi, K.: ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration. In: DATE-13 (March 2009)
HP Labs, http://quid.hpl.hp.com:9081/cacti
Minh, C.C., Chung, J., Kozyrakis, C., Olukotun, K.: STAMP: Stanford transactional applications for multi-processing. In: IISWC-4 (September 2008)
Dragojevic, A., Guerraoui, R.: Predicting the scalability of an STM. In: Transact-05 (April 2010)
Herlihy, M., Moss, J.E.B.: Transactional memory: Architectural support for lock-free data structures. SIGARCH CAN 21(2), 289–300 (1993)
Hammond, L., Wong, V., Chen, M.K., Carlstrom, B.D., Davis, J.D., Hertzberg, B., Prabhu, M.K., Wijaya, H., Kozyrakis, C., Olukotun, K.: Transactional memory coherence and consistency. In: ISCA-31 (June 2004)
Yen, L., Bobba, J., Marty, M.R., Moore, K.E., Volos, H., Hill, M.D., Swift, M.M., Wood, D.A.: LogTM-SE: Decoupling hardware transactional memory from caches. In: HPCA-13 (February 2007)
Shriraman, A., Dwarkadas, S., Scott, M.L.: Flexible decoupled transactional memory support. In: ISCA-35 (June 2008)
Titos, J.R., Negi, A., Acacio, M.E., García, J.M., Stenström, P.: ZEBRA: A data-centric, hybrid-policy hardware transactional memory design. In: ICS-25 (June 2011)
Krishna, T., Kumar, A., Peh, L.S., Postman, J., Chiang, P., Erez, M.: Express virtual channels with capacitively driven global links. IEEE Micro 29(4), 48–61 (2009)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Gaona, E., Abellán, J.L., Acacio, M.E., Fernández, J. (2013). Deploying Hardware Locks to Improve Performance and Energy Efficiency of Hardware Transactional Memory. In: Kubátová, H., Hochberger, C., Daněk, M., Sick, B. (eds) Architecture of Computing Systems – ARCS 2013. ARCS 2013. Lecture Notes in Computer Science, vol 7767. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-36424-2_19
Download citation
DOI: https://doi.org/10.1007/978-3-642-36424-2_19
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-36423-5
Online ISBN: 978-3-642-36424-2
eBook Packages: Computer ScienceComputer Science (R0)