Abstract
Recent wireless communication standards such as 3GPP-LTE, WiMax, DVB-SH and HSPA incorporates turbo code for its excellent coding performance. The interleavers involved in these turbo encoder and decoder play vital role in their performance. In this paper, we have proposed a linear feedback shift register (LFSR) based interleaver for turbo code. The proposed interleaver is compared with existing quadratic permutation polynomial (QPP) and almost regular permutation (ARP) interleavers. The investigation on the hardware implementation of these interleavers were carried out in terms of area and power consumption, and maximum frequency of operation. Hardware implementations were performed in Field Programmable Gate Array (FPGA), as well as in Application Specific Integrated Circuit (ASIC) using 130 nm complementary metal oxide semiconductor (CMOS) technology.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Berrou, C., Glavieux, A., Thitimajshima, P.: Near Shannon Limit Error-Correcting Coding and Decoding: Turbo-Codes. In: Proc. Int. Conf. Communications, pp. 1064–1070 (May 1993)
Woodard, J.P., Hanzo, L.: Comparative Study of Turbo Decoding Techniques: an overview. IEEE Trans. Veh. Technol. 49, 2208–2233 (2000)
Hsu, J.-M., Wang, C.-L.: A Parallel Decoding Scheme for Turbo Codes. In: IEEE Int. Symp. Circuit and Systems (ISCAS 1998), vol. 4, pp. 445–448 (1998)
Dobkin, R., Peleg, M., Ginosar, P.: Parallel Inerleaver Design and VLSI Architecture for Low-Latency MAP Turbo Decoders. IEEE Trans. VLSI Syst. 13, 427–438 (2005)
LTE: Evolved Universal Terrestrial Radio Access (E-UTRA); Multiplexing and channel coding (3GPP TS 36.212 version 10.0.0 Release 10)
IEEE Std 802.16m -2011, Part 16: Air Interface for Broadband Wireless Access Systems, Amendment 3: Advance Air Interface
Lee, S.-G., Wang, C.-H., Sheen, W.-H.: Architecture Design of QPP Interleaver for Parallel Turbo Decoding. In: IEEE Veh. Technol. Conf. (VTC), pp. 1–5 (2010)
Asghar, R., Wu, D., Eilert, J., Liu, D.: Memory Conflict Analysis and Interleaver Design for Parallel Turbo Decoding Supporting HSPA Evolution. In: Euromicro Conf. Digital Syst. Design., Arch., Methods and Tools, pp. 699–706 (2009)
Sun, Y., Zhu, Y., Goel, M., Cavallaro, J R.: Configurable and Scalable High Throughput Turbo Decoder Architecture for Multiple 4G Wireless Standards. In: Int Conf on Appl.-Specific Syst., Arch and Processors, pp. 209–214 (2008)
Takeshita, O.Y., Costello, D.J.: New Deterministic Interleaver Design for Turbo Codes. IEEE Trans. Inform. Theory 46, 1988–(2006)
Weste, N.H.E., Harris, D.: CMOS VLSI Design: A Circuits and Systems Perspective, 3rd edn. Pearson-Addison Welsley, Reading (2005)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2012 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Shrestha, R., Paily, R. (2012). Design and Implementation of a Linear Feedback Shift Register Interleaver for Turbo Decoding. In: Rahaman, H., Chattopadhyay, S., Chattopadhyay, S. (eds) Progress in VLSI Design and Test. Lecture Notes in Computer Science, vol 7373. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-31494-0_4
Download citation
DOI: https://doi.org/10.1007/978-3-642-31494-0_4
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-31493-3
Online ISBN: 978-3-642-31494-0
eBook Packages: Computer ScienceComputer Science (R0)