Abstract
3D NoC offers greater device integration, faster vertical interconnects and more power efficient inter-layer communication due to the beneficial attribute of short through silicon via (TSV) in 3D IC technologies. However, TSV pads used for bonding to a wafer layer, occupy significant chip area and result in routing congestions and expensive manufacturing process. This can lead to a significant reduction in 3D ICs’ yield and higher power densities compared to 2D NoCs. In this paper, a power-efficient and low-cost inter-layer communication scheme is proposed as one way to mitigate these challenges. Instead of using a pair of unidirectional channels for inter-layer communication, utilizing a high-performance bidirectional channel enables a system to benefit from low-latency nature of the vertical interconnects and to remarkably reduce the number of TSVs. Additionally, we present a forecasting-based dynamic frequency scaling technique for reducing the power consumption of the inter-layer communication. Our extensive simulations demonstrate significant area and power improvements compared to a typical symmetric 3D NoC.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Jantsch, A., Tenhunen, H. (eds.): Networks on Chip. Kluwer Academic Publishers, Dordrecht (2003)
Feero, B.S., Pande, P.: Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation. IEEE Transactions on Computers 58(1), 32–45 (2009)
Rahmani, A.-M., et al.: Congestion Aware, Fault Tolerant, and Thermally Efficient Inter-Layer Communication Scheme for Hybrid NoC-Bus 3D Architectures. In: Proc. of the NOCS 2011, pp. 65–72 (2011)
Muttersbach, J., et al.: Practical design of globally-asynchronous locally-synchronous systems. In: Proc. of the ASYNC 2000, pp. 52–59 (2000)
Ono, T., Greenstreet, M.: A modular synchronizing FIFO for NoCs. In: Proc. of the NOCS 2009, pp. 224–233 (2009)
Lu, Y.-C.: 3D technology based circuit and architecture design. In: Proc. of the ICCCAS 2009, pp. 1124–1128 (2009)
Loi, I., et al.: Developing Mesochronous Synchronizers to Enable 3D NoCs. In: Proc. of the DATE 2008, pp. 1414–1419 (2008)
Pasricha, S.: Exploring serial vertical interconnects for 3D ICs. In: Proc. of the DAC 2009, pp. 581–586 (2009)
Lan, Y.-C., et al.: BiNoC: A bidirectional NoC architecture with dynamic self-reconfigurable channel. In: Proc. of the NOCS 2009, pp. 266–275 (2009)
Cong, J., Zhang, Y.: Thermal via planning for 3-D ICs. In: Proc. of the ICCAD 2005, pp. 745–752 (2005)
Shang, L., et al.: Dynamic voltage scaling with links for power optimization of interconnection networks. In: Proc. of the HPCA 2003, pp. 91–102 (2003)
Tersine, R.J.: Principles of Inventory and Material Management. Prentice Hall PTR, Englewood Cliffs (1994)
Rahmani, A.-M., et al.: Forecasting-Based Dynamic Virtual Channel Management for Power Reduction in Network-on-Chips. Journal of Low Power Electronics 5(3), 385–395 (2009)
Rahmani, A.-M., et al.: Power and performance optimization of voltage/frequency island-based networks-on-chip using reconfigurable synchronous/bi-synchronous FIFOs. In: Proc. of the CF 2010, pp. 267–276 (2010)
Bowker, A.H., Lieberman, G.J.: Engineering Statistics. Prentice Hall PTR, Englewood Cliffs (1972)
Rahmani, A.-M., et al.: NED: A Novel Synthetic Traffic Pattern for Power/Performance Analysis of Network-on-Chips Using Negative Exponential Distribution. Journal of Low Power Electronics 5, 396–405 (2009)
Guindani, G., et al.: NoC Power Estimation at the RTL Abstraction Level. In: Proc. of the ISVLSI 2008, pp. 475–478 (2008)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Rahmani, AM., Vaddina, K.R., Liljeberg, P., Plosila, J., Tenhunen, H. (2011). Power and Area Optimization of 3D Networks-on-Chip Using Smart and Efficient Vertical Channels. In: Ayala, J.L., García-Cámara, B., Prieto, M., Ruggiero, M., Sicard, G. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation. PATMOS 2011. Lecture Notes in Computer Science, vol 6951. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-24154-3_28
Download citation
DOI: https://doi.org/10.1007/978-3-642-24154-3_28
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-24153-6
Online ISBN: 978-3-642-24154-3
eBook Packages: Computer ScienceComputer Science (R0)