Abstract
As device sizes continue to shrink and circuit complexity continues to grow, power has become the limiting factor in today’s processor designs. This paper describes a hierarchical scalable power supply noise analysis methodology to simulate the switching events that arise from the ubiquitous use of clock gating, power gating, frequency scaling, and other power management techniques. By accurately extracting and modeling the electrical characteristics of both the package and chip design, our multi-core multi-voltage-domain transient noise analysis ensures the power and signal integrity of our design under different workloads and operating frequencies. A series of case studies will be presented to illustrate the effect of power management operations on transient noise and the design of a power management control unit to contain voltage droop.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
Hu, Z., Buyuktosunoglu, A., Srinivasan, V., Zyuban, V., Jacobson, H., Bose, P.: Microarchitectural Techniques for Power Gating of Execution Units. In: International Symposium on Low Power Electronics and Design, pp. 32–37. ACM, New York (2004)
Popovich, M., Mezhiba, A., Friedman, E.: Power Distribution Networks with On-Chip Decoupling Capacitors. Springer, Heidelberg (2007)
Ho, H., Barth, J., Divakaruni, R., Ellis, W., Faltermeier, J., Anderson, B., Iyer, S., Kim, D., Mann, R., Parries, P.: Low-Cost Deep Trench Decoupling Capacitor Device and Process of Manufacture. U.S. Patent Number 7,193,262 (2007)
Knickerbocker, J., Andry, P., Dang, B., Horton, H., Interrante, M., Patel, C., Polastre, R., Sakuma, K., Sirdeshmukh, R., Sprogis, E., Sri-Jayantha, S., Stephens, A., Topol, A., Tsang, C., Webb, B., Wright, S.: Three-Dimension Silicon Integration. IBM Journal of Research and Development 52(6), 553–569 (2008)
Bergamaschi, R., Han, G., Buyuktosunoglu, A., Patel, H., Nair, I., Janssen, G., Dittman, G., Dhanwada, N., Hu, Z., Bose, P., Darringer, J.: Performance Modeling for Early Analysis of Multi-core System. In: The 5th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS 2007), pp. 209–214. ACM, New York (2007)
Warnock, J., Keaty, J., Petrovick, J., Clabes, J., Kircher, C., Krauter, B., Restle, P., Zoric, B., Anderson, C.: The Circuit and Physical Design of the POWER4 Microprocessor. IBM Journal of Research and Development 46(1), 27–51 (2002)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Chen, H., Nair, I. (2010). Power Management and Its Impact on Power Supply Noise. In: Monteiro, J., van Leuken, R. (eds) Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation. PATMOS 2009. Lecture Notes in Computer Science, vol 5953. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-11802-9_15
Download citation
DOI: https://doi.org/10.1007/978-3-642-11802-9_15
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-11801-2
Online ISBN: 978-3-642-11802-9
eBook Packages: Computer ScienceComputer Science (R0)