Abstract
Embedded system design complexities are growing exponentially. Demand has increased for modeling techniques that can provide both accurate measurements of delay and fast simulation speed for use in design space exploration. Previous efforts have enabled designers to estimate performance with Transaction Level Modeling (TLM) of software processors but this technique typically does not account for the effect of memory latencies. Modeling latency effects of a cache can greatly increase accuracy of the simulation and assist designers in choosing appropriate algorithms. In this article, we show the implementation of a cache model and its integration into a processor TLM. We demonstrate a method for extracting information about memory accesses from the final binary and abstracting them into cache model accesses. Our methodology is tested on a common embedded processor application with two algorithms exhibiting different cache behaviors. Our experiments show that the cache model can achieve results comparable to a cycle-accurate ISS, but with very little overhead compared to native, host-compiled code execution.
Chapter PDF
Similar content being viewed by others
References
Araki, D., Ito, N., Shinsha, T., Mori, Y.: High speed hardware/software co-verification with cpu model generator from software code. Technical report, InterDesign Technologies Inc (2006)
Benini, L., Bertozzi, D., Bogliolo, A., Menichelli, F., Olivieri, M.: MPARM: Exploring the multi-processor SoC design space with SystemC. VLSI Signal Processing 41(2), 169–182 (2005)
Bouchhima, A., Bacivarov, I., Yousseff, W., Bonaciu, M., Jerraya, A.A.: Using abstract CPU subsystem simulation model for high level HW/SW architecture exploration. In: ASP-DAC, Shanghai, China (January 2005)
Dale, M.: SWARM Instruction Set Simulator, http://www.cl.cam.ac.uk/~mwd24/phd/swarm.html
Gerstlauer, A., Dömer, R., Peng, J., Gajski, D.D.: System Design: A Practical Guide with SpecC. Kluwer, Dordrecht (2001)
Ghenassia, F.: Transaction-Level Modeling with Systemc: Tlm Concepts and Applications for Embedded Systems. Springer, Heidelberg (2006)
Ghosh, S., Martonosi, M., Malik, S.: Cache miss equations: an analytical representation of cache misses. In: ICS, Vienna, Austria (1997)
Goto, K., van de Geijn, R.A.: Anatomy of high-performance matrix multiplication. ACM Trans. Math. Softw. 34(3), 1–25 (2008)
Grotker, T., Li, S., Martin, G., Swan, S.: System Design with SystemC. Kluwer, Dordrecht (2002)
Gustavson, F.G., Henriksson, A., Jonsson, I., Kågström, B., Ling, P.: Superscalar GEMM-based level 3 BLAS - the on-going evolution of a portable and high-performance library. In: Kågström, B., Elmroth, E., Waśniewski, J., Dongarra, J. (eds.) PARA 1998. LNCS, vol. 1541. Springer, Heidelberg (1998)
Hennessy, J., Patterson, D.: Computer Architecture - A Quantitative Approach. Morgan Kaufmann, San Francisco (2003)
Hur, I., Lin, C.: Modeling the cache effects of interprocessor communication. In: PDCS, Cambridge, MA (November 1999)
Hwang, Y., Abdi, S., Gajski, D.: Cycle approximate retargettable performance estimation at the transaction level. In: DATE, Munich, Germany (March 2008)
Posadas, H., Adamez, J.A., Villar, E., Blasco, F., Escuder, F.: RTOS modeling in SystemC for real-time embedded SW simulation: A POSIX model. Design Automation for Embedded Systems 10(4) (December 2005)
Schirner, G., Gerstlauer, A., Dömer, R.: Abstract, multifaceted modeling of embedded processors for system level design. In: ASP-DAC, Yokohama, Japan (January 2007)
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 IFIP International Federation for Information Processing
About this paper
Cite this paper
Pedram, A., Craven, D., Gerstlauer, A. (2009). Modeling Cache Effects at the Transaction Level. In: Rettberg, A., Zanella, M.C., Amann, M., Keckeisen, M., Rammig, F.J. (eds) Analysis, Architectures and Modelling of Embedded Systems. IESS 2009. IFIP Advances in Information and Communication Technology, vol 310. Springer, Berlin, Heidelberg. https://doi.org/10.1007/978-3-642-04284-3_9
Download citation
DOI: https://doi.org/10.1007/978-3-642-04284-3_9
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-642-04283-6
Online ISBN: 978-3-642-04284-3
eBook Packages: Computer ScienceComputer Science (R0)