Abstract
In the automotive domain, safety plays an ever increasing role in the development of future vehicles. Since the automotive market is heading towards fully automated driving cars, the amount of new assistance features for ensuring safe and reliable operations is rising. Today, requirements, design and verification must follow the stringent specifications from standards such as ISO26262 for functional safety. Thus, simulation in early design phases is key to develop safe and reliable systems and to reduce costs and time-to-market. UML as a model-based approach, helps to overcome the complexity issues of safety-critical systems and improves the communication between different stakeholders (e.g. hardware, software, safety, security). In this paper, we present a novel methodology to automatically generate testbenches for simulation based verification starting from a first safety analysis and derived safety requirements. Through early simulation of UML/MARTE models with constraint random stimuli and parameters we are able to derive further requirements for safety-critical system development. Furthermore, our approach is compliant with the requirements, design and verification flow of ISO26262. We will show the benefits by applying our methodology to an industrial use case of a battery management system.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
CISC Semiconductor GmbH. https://www.cisc.at/
Accellera: Universal Verification Methodology (UVM) 1.2 User’s Guide. Technical report, Accellera, May 2015
Catrene: OpenES CATRENE Project: CA703 (2016). http://www.ecsi.org/openes
ISO: Functional Safety ISO26262 - Part 4: Product development at the system level 2011, pp. 1–35 (2011)
Kim, H., Wong, W.E., Debroy, V., Bae, D.: Bridging the gap between fault trees and UML state machine diagrams for safety analysis. In: 2010 Asia Pacific Software Engineering Conference, pp. 196–205 (2010)
Kirchsteiger, C.M., Grinschgl, J., Trummer, C., Steger, C., Weiß, R., Pistauer, M.: Automatic test generation from semi-formal specifications for functional verification of system-on-chip designs. In: 2008 IEEE International Systems Conference Proceedings, SysCon 2008, pp. 421–428 (2008)
Kitchen, N., Kuehlmann, A.: Stimulus generation for constrained random simulation. In: Proceedings of the 2007 IEEE/ACM International Conference on Computer-Aided Design, Piscataway, NJ, USA, pp. 258–265, November 2007
Mader, R., Armengaud, E., Leitner, A., Kreiner, C., Bourrouilh, Q., Grießnig, G., Steger, C., Weiß, R.: Computer Safety, Reliability, and Security. In: 30th International Conference, SAFECOMP 2011, Naples, Italy, September 19–22, 2011, pp. 113–127. Springer, Heidelberg (2011). Chap. Computer-A
Marinescu, R., Kaijser, H., Mikučionis, M., Seceleanu, C., Lönn, H., David, A.: Analyzing industrial architectural models by simulation and model-checking. In: Artho, C., Ölveczky, P.C. (eds.) FTSCS 2014. CCIS, vol. 476, pp. 189–205. Springer, Heidelberg (2015)
Mhenni, F., Nguyen, N.: Automatic fault tree generation from SysML system models. In: 2014 IEEE/ASME International Conference on Advanced Intelligent Mechatronics (AIM), Besancon, France (2014)
Taha, S., Radermacher, A., Gérard, S.: An entirely model-based framework for hardware design and simulation. In: Hinchey, M., Kleinjohann, B., Kleinjohann, L., Lindsay, P.A., Rammig, F.J., Timmis, J., Wolf, M. (eds.) DIPES 2010. IFIP AICT, vol. 329, pp. 31–42. Springer, Heidelberg (2010)
Weissnegger, R., Kreiner, C., Pistauer, M., Römer, K., Steger, C.: A novel design method for automotive safety-critical systems based on UML/MARTE. In: Proceedings of the 2015 Forum on Specification & Design Languages, Barcelona, Spain, pp. 177–184 (2015)
Weissnegger, R., Schuss, M., Kreiner, C., Pistauer, M., Römer, K., Steger, C.: Simulation-based verification of automotive safety-critical systems based on EAST-ADL. Procedia Comput. Sci. 83, 245–252 (2016)
Weissnegger, R., Schuß, M., Schachner, M., Pistauer, M., Römer, K., Steger, C.: A novel simulation-based verification pattern for parallel executions in the cloud. In: 21st European Conference on Pattern Languages of Programs Proceedings (2016)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer International Publishing Switzerland
About this paper
Cite this paper
Weissnegger, R., Schuß, M., Kreiner, C., Pistauer, M., Römer, K., Steger, C. (2016). Seamless Integrated Simulation in Design and Verification Flow for Safety-Critical Systems. In: Skavhaug, A., Guiochet, J., Schoitsch, E., Bitsch, F. (eds) Computer Safety, Reliability, and Security. SAFECOMP 2016. Lecture Notes in Computer Science(), vol 9923. Springer, Cham. https://doi.org/10.1007/978-3-319-45480-1_29
Download citation
DOI: https://doi.org/10.1007/978-3-319-45480-1_29
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-45479-5
Online ISBN: 978-3-319-45480-1
eBook Packages: Computer ScienceComputer Science (R0)