Abstract
The article considers the general synthesis technique of hierarchical tree structures on FPGA/SoC for binary comparators. Designing of first level comparators is given. The best hierarchical comparator structure for the specific FPGA/SoC family is found empirically by experimental researches. The offered method allows reducing an area from 5.3% to 43.0%, and for high bitwidth comparators (with an input word length 1024) by 2.225 times. In the conclusion additional opportunities of the offered method are marked, and main directions of further researches are presented.
Chapter PDF
Similar content being viewed by others
References
Salauyou, V.V.: Designing of digital systems based on programmable logic integrated circuits. Hot line-Telecom, Moscow (2007) (Coлoвьeв B.B. Пpoeктиpoвaниe цифpoвыx cиcтeм нa ocнoвe пpoгpaммиpyeмыx лoгичecкиx интeгpaльныx cxeм. - Mocквa: Гopячaя линия-Teлeкoм, 2007. - 636 c. Bтopoe издaниe.)
Salauyou, V.V.: Designing of functional blocks of digital systems on programmable logic devices. Bestprint, Minsk (1996) (Coлoвьeв B.B. Пpoeктиpoвaниe фyнкциoнaльныx yзлoв цифpoвыx cиcтeм нa пpoгpaммиpyeмыx лoгичecкиx ycтpoйcтвax. - Mинcк: Бecтпpинт, 1996. - 252 c.)
Guangjie, W., Shimin, S., Lijiu, J.: New efficient design of digital comparator. In: 2nd International Conference on ASIC, pp. 263–266. IEEE Press, Shanghai (1996)
Wang, C.C., Wu, C.F., Tsai, K.C.: 1 GHz 64-bit high-speed comparator using ANT dynamic logic with two-phase clocking. IEE Proceedings-Computers and Digital Techniques. IET 145(6), 433–436 (1998)
Huang, C.H., Wang, J.S.: High-performance and power-efficient CMOS comparators. IEEE Journal of Solid-State Circuits 38(2), 254–262 (2003)
Cheng, S.W.: A high-speed magnitude comparator with small transistor count. In: 10th IEEE International Conference on Electronics, Circuits and Systems, vol. 3, pp. 1168–1171. IEEE Press, Sharjah (2003)
Lam, H., Tsui, C.: High performance single clock cycle CMOS comparator. In: IEEE International Symposium on Circuits and Systems, pp.779–782. IEEE Press, Island of Kos (2006)
Lam, H.M., Tsui, C.Y.: A MUX-based high-performance single-cycle CMOS comparator. IEEE Transactions on Circuits and Systems II: Express Briefs 54(7), 591–595 (2007)
Kim, J.Y., Yoo, H.J.: Bitwise competition logic for compact digital comparator. In: IEEE Asian Solid-State Circuits Conference, pp. 59–62. IEEE Press, Jeju (2007)
Perri, S., Corsonello, P.: Fast low-cost implementation of single-clock-cycle binary comparator. IEEE Transactions on Circuits and Systems II: Express Briefs 55(12), 1239–1243 (2008)
Frustaci, F., Perri, S., Lanuzza, M., Corsonello, P.: A new low-power high-speed single-clock-cycle binary comparator. In: 2010 IEEE International Symposium on Circuits and Systems, pp. 317–320. IEEE Press, Paris (2010)
Abdel-Hafeez, S., Gordon-Ross, A., Parhami, B.: Scalable digital CMOS comparator using a parallel prefix tree. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21(11), 1989–1998 (2013)
Chuang, P., Li, D., Sachdev, M.: A low-power high-performance single-cycle tree-based 64-bit binary comparator. IEEE Transactions on Circuits and Systems II: Express Briefs 59(2), 108–112 (2012)
Hauser, A., Chichester, I.: High-Speed 64-Bit Binary Comparator using Two Stages. European Journal of Engineering and Innovation 11(2), 29–38 (2013)
Chuang, P.I.J., Sachdev, M., Gaudet, V.C.: A 167-ps 2.34-mW Single-Cycle 64-Bit Binary Tree Comparator With Constant-Delay Logic in 65-nm CMOS. IEEE Transactions on Circuits and Systems I: Regular Papers 61(1), 160–171 (2014)
Deb, S., Chaudhury, S.: High-speed comparator architectures for fast binary comparison. In: Third International Conference on Emerging Applications of Information Technology, pp. 454–457. IEEE Press, Kolkata (2012)
Salauyou, V.V., Posrednikova, A.A.: An implementation on programmable logic comparators with high bitwidth. Chip-News, Engineering microelectronics. 9, 20–25 (2005) (Coлoвьeв B.B., Пocpeдникoвa A.A. Peaлизaция нa ПЛИC кoмпapaтopoв бoльшoй paзмepнocти. – Chip-News, Инжeнepнaя микpoэлeктpoникa, 2005, №9, c.20-25.)
Solov’ev, V.V., Posrednikova, A.A.: The hierarchical method of synthesis of large-capacity comparators with the use of programmable logic integrated circuits. Journal of Communications Technology and Electronics. 54(3), 338–346 (2009)
Salauyou, V., Gruszewski, M.: An implementation on CPLD/FPGA hierarchical comparators by parallel-sequential synthesis. Measurements, Automation, Control. 60(7), 474–476 (2014). (Salauyou V., Gruszewski M. Implementacja w strukturach CPLD/FPGA komparatorów hierarchicznych z wykorzystaniem równoległo-szeregowej syntezy // Pomiary, Automatyka, Kontrola, V.60, nr 7, 2014, s. 474-476.)
Salauyou, V., Gruszewski, M.: Hierarchical comparators – describe styles, synthesis results. Measurements, Automation, Control 60(7), 498–500 (2014). (Salauyou V., Gruszewski M. Komparatory hierarchiczne – metody opisu, wyniki syntezy // Pomiary, Automatyka, Kontrola, V.60, nr 7, 2014, s. 498-500.)
Designing with Low-Level Primitives: User Guide. Altera Corporation, San Jose (2007)
Salauyou, V.: Bases of the hardware description language Verilog. Hot line-Telecom, Moscow (2014) (Coлoвьeв B.B. Ocнoвы языкa пpoeктиpoвaния цифpoвoй aппapaтypы Verilog. - Mocквa: Гopячaя линия-Teлeкoм, 2014. - 208 c.)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2015 IFIP International Federation for Information Processing
About this paper
Cite this paper
Salauyou, V., Gruszewski, M. (2015). Designing of Hierarchical Structures for Binary Comparators on FPGA/SoC. In: Saeed, K., Homenda, W. (eds) Computer Information Systems and Industrial Management. CISIM 2015. Lecture Notes in Computer Science(), vol 9339. Springer, Cham. https://doi.org/10.1007/978-3-319-24369-6_32
Download citation
DOI: https://doi.org/10.1007/978-3-319-24369-6_32
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-319-24368-9
Online ISBN: 978-3-319-24369-6
eBook Packages: Computer ScienceComputer Science (R0)