Abstract
Gate-all-around Vertical Nanowire Field Effect Transistors (VNWFET) are emerging devices, which are well suited to pursue scaling beyond lateral scaling limitations around 7 nm. This work explores the relative merits and drawbacks of the technology in the context of logic cell design. We describe a junctionless nanowire technology and associated compact model, which accurately describes fabricated device behavior in all regions of operations for transistors based on between 16 and 625 parallel nanowires of diameters between 22 and 50 nm. We used this model to simulate the projected performance of inverter logic gates based on passive load, active load and complementary topologies and to carry out a performance exploration for the number of nanowires in transistors. In terms of compactness, through a dedicated full 3D layout design, we also demonstrate a 48% reduction in lateral dimensions for the complementary structure with respect to 7 nm FinFET-based inverters.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Larrieu, G., Han, X.-L.: Vertical nanowire array-based field effect transistors for ultimate scaling. Nanoscale 5, 2437 (2013). https://doi.org/10.1039/c3nr33738c
Guerfi, Y., Larrieu, G.: Vertical silicon nanowire field effect transistors with nanoscale gate-all-around. Nanoscale Res. Lett. 11, 210 (2016). https://doi.org/10.1186/s11671-016-1396-7
Hamza, A., Imail, R., Alias, N.E., Peng Tan, M.L., Poorasl, A.: Explicit continuous models of drain current, terminal charges and intrinsic capacitance for a long-channel junctionless nanowire transistor. Phys. Scr. 94, 105813 (2019)
Lime, F., Moldovan, O., Iniguez, B.: A compact explicit model for long-channel gate-all-around junctionless MOSFETs. Part I: DC characteristics. IEEE Trans. Electron Devices 61, 3036–3041 (2014). https://doi.org/10.1109/TED.2014.2340441
Mukherjee, C., Larrieu, G., Maneux, C.: Compact modeling of 3D vertical junctionless gate-all-around silicon nanowire transistors. In: EUROSOI ULIS (2020)
Lim, F., Àvila-Herrera, F., Cerdeira, A., Iñiguez, B.: A compact explicit DC model for short channel Gate-All-Around junctionless MOSFETs. Solid State Electron 131, 24–29 (2017). https://doi.org/10.1109/TED.2014.2340441
Zhu, G., et al.: Subcircuit compact model for dopant-segregated Schottky gate-all-around Si-nanowire MOSFETs. IEEE Trans. Electron device 57(4), 24–29 (2017). https://doi.org/10.1109/TED.2010.2041513
Sahay, S., Kumar, M.J.: Junctionless Field-Effect Transistors: Design, Modeling and Simulation. IEEE Press Series on Microelectronic Systems, Wiley, Hoboken (2019) https://b-ok.cc/book/4976757/3a8e5e
Gunawan, O., et al.: Measurement of carrier mobility in silicon nanowires. Nano Lett. 8, 1566–1571 (2008). https://doi.org/10.1021/nl072646w
Colinge, J.-P., et al.: Nanowire transistors without junctions. Nat. Nanotechnol. 5, 225–229 (2010). https://doi.org/10.1038/nnano.2010.15
Clark, L.T., et al.: ASAP7: a 7-nm finFET predictive process design kit. Microelectron. J. 53, 105–115 (2016). https://doi.org/10.1016/j.mejo.2016.04.006
Raghavan, P., et al.: Holistic device exploration for 7 nm node. In: IEEE Custom Integrated Circuits Conference (CICC), pp. 1–5 (2015). https://doi.org/10.1109/IEDM.2016.7838497
Moroz, V., et al.: Power-performance-area engineering of 5nm nanowire library cells. In: International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp. 433–436 (2015). https://doi.org/10.1109/SISPAD.2015.7292353
Cui, T., Xie, Q., Wang, Y., Nazarian, S., Pedram, M.: 7nm FinFET standard cell layout characterization and power density prediction in near- and super-threshold voltage regimes. In: International Green Computing Conference, pp. 1–7 (2014). https://doi.org/10.1109/IGCC.2014.7039170
Yakimets, D., et al.: Vertical GAAFETs for the ultimate CMOS scaling. IEEE Trans. Electron Devices 62, 1433–1439 (2015). https://doi.org/10.1109/TED.2015.2414924
Shi, J., Li, M., Rahman, M., Khasanvis, S., Moritz, C.A.: NP-Dynamic Skybridge: A Fine-Grained 3D IC technology with NP-dynamic logic. IEEE Trans. Emerging Top. Comput. 5, 286–299 (2017). https://doi.org/10.1109/TETC.2017.2684781
Veloso, A., et al.: Challenges and opportunities of vertical FET devices using 3D circuit design layouts. In: IEEE SOI 3D Subthreshold Microelectronics Technology Unified Conference (S3S), pp. 1–3 (2016). https://doi.org/10.1109/S3S.2016.7804409
Li, X., et al.: Vertically stacked and independently controlled twin-gate MOSFETs on a single Si nanowire. IEEE Electron Device Lett. 32, 1492–1494 (2011). https://doi.org/10.1109/LED.2011.2165693
Chhandak, M., et al.: 3D logic cells design and results based on vertical NWFET technology including tied compact model. In: 2020 IFIP/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC), pp. 76–81 (2020) https://doi.org/10.1109/VLSI-SOC46417.2020.9344094
Acknowledgments
This work was supported by the French RENATECH network (French national nanofabrication platform) and by the LEGO project through ANR funding (Grant ANR-18-CE24-0005-01).
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2021 IFIP International Federation for Information Processing
About this paper
Cite this paper
Poittevin, A. et al. (2021). 3D Logic Cells Design and Results Based on Vertical NWFET Technology Including Tied Compact Model. In: Calimera, A., Gaillardon, PE., Korgaonkar, K., Kvatinsky, S., Reis, R. (eds) VLSI-SoC: Design Trends. VLSI-SoC 2020. IFIP Advances in Information and Communication Technology, vol 621. Springer, Cham. https://doi.org/10.1007/978-3-030-81641-4_14
Download citation
DOI: https://doi.org/10.1007/978-3-030-81641-4_14
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-81640-7
Online ISBN: 978-3-030-81641-4
eBook Packages: Computer ScienceComputer Science (R0)
