Abstract
Technical specification of 5G New Radio uses QC-LDPC code as forward error correction coding scheme in data channel for eMBB scenario. The specification gives tough requirements of performance, latency and throughput in addition to code rate flexibility. In this paper we propose a modified parallel layered decoder architecture that is able to support all the mentioned in-standard codeblock lengths in a natural and extendible way. Also we provide estimates on the hardware resources consumption and decoder throughput.
This research work was supported by Peter the Great St. Petersburg Polytechnic University in the framework of the Program “5-100-2020”.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
5G;NR; Multiplexing and channel coding, document TS 38.212, V15.04.0,3GPP, December 2018
MegaChips ASIC Process Technology Comparison. http://www.megachips.com/products/asic/process-technology. Accessed 06 Mar 2020
Fossorier, M.P.C., Mihaljevic, M., Imai, H.: Reduced complexity iterative decoding of low-density parity check codes based on belief propagation. IEEE Trans. Commun. 47(5), 673–680 (1999). https://doi.org/10.1109/26.768759
Gallager, R.: Low-density parity-check codes. IRE Trans. Inf. Theory 8(1), 21–28 (1962). https://doi.org/10.1109/TIT.1962.1057683
Liu, Y., Peng, K., Pan, C., Fan, L.: Genie-aided adaptive normalized min-sum algorithm for LDPC decoding. In: 2015 International Wireless Communications and Mobile Computing Conference (IWCMC), pp. 221–225, August 2015. https://doi.org/10.1109/IWCMC.2015.7289086
Liu, Y., Peng, K., Pan, C.Y., Fan, L.: Adaptive normalized min-sum algorithm for LDPC decoding. In: 2013 9th International Wireless Communications and Mobile Computing Conference (IWCMC), pp. 1081–1084 (2013)
Mansour, M.M., Shanbhag, N.R.: High-throughput LDPC decoders. IEEE Trans. VLSI Syst. 11, 976–996 (2003)
Richardson, T., Kudekar, S.: Design of low-density parity check codes for 5G new radio. IEEE Commun. Mag. 56(3), 28–34 (2018). https://doi.org/10.1109/MCOM.2018.1700839
Kang, S.-H., Park, I.-C.: Loosely coupled memory-based decoding architecture for low density parity check codes. IEEE Trans. Circ. Syst. I Regular Papers 53(5), 1045–1056 (2006). https://doi.org/10.1109/TCSI.2005.862181
Zhang, K., Huang, X., Wang, Z.: High-throughput layered decoder implementation for quasi-cyclic LDPC codes. IEEE J. Sel. Areas Commun. 27(6), 985–994 (2009). https://doi.org/10.1109/JSAC.2009.090816
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Switzerland AG
About this paper
Cite this paper
Krylov, A., Rashich, A., Zhang, C., Peng, K. (2020). Offset Generation and Interlayer Network Architecture for 5GNR LDPC Parallel Layered Decoder with Variable Lifting Factor Support. In: Galinina, O., Andreev, S., Balandin, S., Koucheryavy, Y. (eds) Internet of Things, Smart Spaces, and Next Generation Networks and Systems. NEW2AN ruSMART 2020 2020. Lecture Notes in Computer Science(), vol 12525. Springer, Cham. https://doi.org/10.1007/978-3-030-65726-0_33
Download citation
DOI: https://doi.org/10.1007/978-3-030-65726-0_33
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-65725-3
Online ISBN: 978-3-030-65726-0
eBook Packages: Computer ScienceComputer Science (R0)