Abstract
In this paper, a novel backscatter link frequency (BLF) generation scheme is presented. The accuracy of BLF required by EPC Class-1 Generation-2 (Gen2) is one of the critical issues in UHF RFID tag design. By analyzing the effects of division ratio and division error on the accuracy of BLF, a novel BLF generation scheme is proposed to reduce the BLF errors. Simulation results show that the BLF generated by the proposed scheme can satisfy the requirement of EPC Gen2 standard when the clock frequency is no less than 1.632 MHz, which significantly simplifies the design complexity of clock generator.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Dolkin, D.: The RF in RFID Passive-UHF-RFID in Practice. Newnes, Amsterdam (The Netherlands) (2008)
Roberts, C.M.: Radio frequency identification (RFID). Comput. Secur. 25, 18–26 (2006)
Ma, H., Wang, Y., Wang, K., Ma, Z.: The optimization for hyperbolic positioning of UHF passive RFID tags. IEEE Trans. Autom. Sci. Eng. 14(4), 1590–1600 (2017)
EPCglobal: EPC Radion-Frequency Identity Protocols Class-1 Generation-2 UHF RFID Protocol for Communication at 860 MHz–960 MHz Version 1.1.2 (2008)
Yin, J., Yi, J., Law, M.K., et al.: A system-on-chip EPC Gen-2 passive UHF RFID tag with embedded temperature sensor. IEEE J. Solid-State Circ. 45(11), 2404–2420 (2010)
Pillai, V., Heinrich, H., Dieska, D., et al.: An ultra-low-power long range battery/passive RFID tag for UHF and microwave bands with a current consumption of 700 nA at 1.5 V. IEEE Trans. Circ. Syst. I Regul. Pap. 54(7), 1500–1512 (2007)
Chan, C.F., Pun, K.P., Leung, K.N., et al.: A low-power continuously-calibrated clock recovery circuit for UHF RFID EPC class-1 generation-2 transponders. IEEE J. Solid-State Circ. 45(3), 587–599 (2010)
Najafi, V., Jenabi, M., Mohammadi, S., et al.: A dual mode EPC Gen 2 UHF RFID transponder in 0.18 μm CMOS. In: 15th IEEE International Conference on Electronics, Circuits and Systems, pp. 1135–1138 (2008)
Wang, Z., Mao, L., Chen, L., et al.: Design of a passive UHF RFID transponder featuring a variation-tolerant baseband processor. In: 2010 IEEE International Conference on RFID, pp. 61–68 (2010)
Luo, Q., Guo, L., Li, Q., et al.: A low-power dual-clock strategy for digital circuits of EPC Gen2 RFID tag. In: 2009 IEEE International Conference on RFID, pp. 7–14 (2009)
Acknowledgements
This work was supported partly by the Scientific and Technological Research Foundation of Chongqing Municipal Education Commission (No. KJ1704083), the National Natural Science Foundation of China (No. 61704015) and the Fundamental and Frontier Research Project of Chongqing (No. cstc2017jcyjAX0380).
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2018 Springer Nature Switzerland AG
About this paper
Cite this paper
Xie, L., Nie, W., Yang, X., Wang, Y., Zhou, M. (2018). A BLF Generation Scheme with Clock Variance-Tolerance for Baseband Processor of EPC Gen2 UHF RFID Tag. In: Sun, X., Pan, Z., Bertino, E. (eds) Cloud Computing and Security. ICCCS 2018. Lecture Notes in Computer Science(), vol 11066. Springer, Cham. https://doi.org/10.1007/978-3-030-00015-8_47
Download citation
DOI: https://doi.org/10.1007/978-3-030-00015-8_47
Published:
Publisher Name: Springer, Cham
Print ISBN: 978-3-030-00014-1
Online ISBN: 978-3-030-00015-8
eBook Packages: Computer ScienceComputer Science (R0)