This paper presents an innovating methodology for fast and easy design of Asynchronous Network-on-Chips (ANoCs) dedicated to GALS systems. A topology-independent building-block approach permits to design modular and scalable ANoCs with low-power and low-complexity requirements. A crossbar generator is added to the existing design flow for fast system architecture exploration. A multi-clock FPGA allows a fast prototyping of complex ANoC-centric GALS systems. A demonstrative platform is implemented onto an Altera Stratix FPGA. It includes synchronous standard IP cores and asynchronous modules connected through an asynchronous 6x6 crossbar. Results about communication costs across the Asynchronous NoC and synchronous/asynchronous interfaces are reported.
Chapter PDF
Similar content being viewed by others
References
F. K. Gürkaynak, S. Oetiker, N. Felber, H. Kaeslin et W. Fichtner, Is there hope for GALS in the future ?, proceedings of the 4th Asynchronous Circuit Design Workshop (ACID 2004), Turku, Finland, June 28-29, 2004.
J. B. Rigaud, J. Quartana, L. Fesquet et M. Renaudin, Modeling and design of asynchronous priority arbiters for on-chip communication systems, proceedings of the VLSI-SOC'01 Conference on Very Large Scale Integration Systems.
E. Beigné, F. Clermidy, P. Vivet, A. Clouard, M. Renaudin, An Asynchronous NOC Architecture Providing Low Latency Service and its Multi-Level Design Flow, 11th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), March 14-16, New York, USA, 2005.
T. Villiger, H. Kaeslin, F. Gurkaynak, S. Oetiker et W. Fichtner, Self-timed Ring for Globally-Asynchronous Locally-Synchronous Systems, Ninth International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC'03, Vancouver, Canada, May 12-16, 2003.
E. Bolotin, E. Cidon, R. Ginosar et A. Kolodny, QNoC : QoS architecture and design process for network on chip, Journal of Systems Architecture, no. June 2003.
W. J. Bainbridge et S. Furber, CHAIN: A Delay Insensitive CHip Area INterconnect, IEEE Micro, vol. 22, no. 5, pp. 16-23, September/October 2002.
W. O. Lovett, CHip Area Network Simulation, Master of Science, University of Manchester, 2002.
T. Q. Ho, J. B. Rigaud, M. Renaudin, L. Fesquet et R. Rolland, Implementing Asynchronous Circuits on LUT Based FPGAs, Proceedings of the Field-Programmable Logic and Applications, Reconfigurable Computing Is Going Mainstream, 12th International Conference on Field-Programmable Logic and Applications Conference, FPL 2002, Montpellier, France, September 2-4, 2002.
J. Quartana, S. Renane, A. Baixas, L. Fesquet, M. Renaudin, GALS Systems Prototyping using Multiclock FPGAs and Asynchronous Network-on-Chips, 15th Field-Programmable Logic and Applications Conference (FPL'05), August 24-26, Tampere, Finland.
A.J. Martin, Programming in VLSI: from communicating processes to delay-insensitive circuits, in C.A.R. Hoare, editor, Developments in Concurrency and Communication, UT Year of Programming Series, 1990, Addison-Wesley, p. 1-64.
Anh Vu Dinh Duc, Laurent Fesquet, Marc Renaudin, Synthesis of QDI Asynchronous Circuits from DTL-style Petri-Net IWLS-02, 11th IEEE/ACM International Workshop on Logic & Synthesis, New Orleans, Louisiana, 2002.
A.V. Dinh Duc, J.B. Rigaud, A. Rezzag, A. Sirianni, J. Fragoso, L. Fesquet, M. Renaudin, TAST CAD Tools: Tutorial, tutorial given at the International Symposium on Advanced Research in Asynchronous Circuits and Systems ASYNC'02, Manchester, UK, April 8-11, 2002, and at the ACiD Summer School on “Asynchronous circuits design”, Grenoble, France, July 15-19, 2002. TIMA internal report ISRN:TIMA-RR-02/07/01—FR, http://tima.imag.fr/cis.
Ph. Maurine, J.B. Rigaud, F. Bouesse, G. Sicard, M. Renaudin, Static Implementation of QDI asynchronous primitives, PATMOS'03 -13t h International Workshop on Power and Timing Modeling, Optimization and Simulation. Torino, Italy, September 10-12, 2003.
R. Ginosar, Synchronization and Arbitration, Proceedings of the ACiD Summer School on Asynchronous Circuit Design, Grenoble, France, July 15-19 2002.
Y. Semiat et R. Ginosar, Timing Measurements of Synchronization Circuits, Ninth International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC'03, Vancouver, Canada, May 12-16 , 2003.
R. Ginosar, Fourteen ways to fool your Synchronizer, Proceedings of the Ninth International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC'03, Vancouver, Canada, May 12-16 , 2003.
T. Chelcea et S. M. Nowick, Robust Interfaces for Mixed-Timing Systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 8, 2004.
R. Ho, J. Gainsley et R. Drost, Long wires and asynchronous control, Proceedings of the Asynch'04, 2004.
A. Bystrov, D. J. Kinniment, A. Yakovlev, Priority Arbiters, in International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC), Eilat, Israel, April 2000, pp. 128-137.
F. Karim, A. Nguyen et S. Dey, An Interconnect Architecture for Networking Systems on Chips, IEEE Micro, vol. 22, no. 5, pp. 36-45, September/October 2002. Integration, Montpellier, France, 3-5 Dec. 2001.
C. Piguet, M. Renaudin, T. Omnés Low-power systems on chips (SOCs), Proceedings of the DATE Conference, Munich, Germany, 2001.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2007 Springer Science+Business Media, LLC
About this paper
Cite this paper
Quartana, J., Fesquet, L., Renaudin, M. (2007). Modular Asynchronous Network-on-Chip: Application to GALS Systems Rapid Prototyping. In: Reis, R., Osseiran, A., Pfleiderer, HJ. (eds) Vlsi-Soc: From Systems To Silicon. IFIP International Federation for Information Proc, vol 240. Springer, Boston, MA. https://doi.org/10.1007/978-0-387-73661-7_13
Download citation
DOI: https://doi.org/10.1007/978-0-387-73661-7_13
Publisher Name: Springer, Boston, MA
Print ISBN: 978-0-387-73660-0
Online ISBN: 978-0-387-73661-7
eBook Packages: Computer ScienceComputer Science (R0)