Simulation of ATM exchanges on a parallel computer | SpringerLink
Skip to main content
Springer Nature Link
Log in

Simulation of ATM exchanges on a parallel computer

  • Posters
  • Conference paper
  • First Online:
High-Performance Computing and Networking (HPCN-Europe 1996)

Part of the book series: Lecture Notes in Computer Science ((LNCS,volume 1067))

Included in the following conference series:

  • 137 Accesses

Abstract

Asynchronous Transfer Mode (ATM) switches are the basic components of Broadband Integrated Services Digital Networks (B-ISDN). A wide variety of architectures have been proposed. The quantitative performance evaluation of ATM exchanges (and networks) under real world operating conditions is a (very) challenging problem due to the high cell throughput, the scalable size, and complex architectures. In this work, it is shown that parallel processing, with an implementation on an MIMD machine, allows us to make very detailed simulation experiments on a real world exchange of non-trivial size (up to 2048X2048 155Mbit/s links). Implementation strategies and actual run-times are presented. An analytic model of the simulator performance provides a quantitative tool for the optimization of the price/performance of this class of problems on a wide variety of current and future parallel and distributed machine architectures.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution

Institutional subscriptions

Similar content being viewed by others

References

  1. P. Newman, “ATM Technology for Corporate Networks,” IEEE Commun. Magazine, pp.90–101, April 1992.

    Google Scholar 

  2. F.A. Tobagi, “Fast Packet Switch Architectures For Broadband Integrated Services Digital Networks,” in Proc. IEEE, 78(1), pp. 133–167, Jan. 1990.

    Google Scholar 

  3. D.G. Fisher et al., “A Flexible Network Architecture for the Introduction of ATM,” ISS'90, Vol.2, pp.35–44, Stockholm, May 1990.

    Google Scholar 

  4. R.Hockney and C.Jesshope, “Parallel Computers 2,” Adam Hilger, 1988.

    Google Scholar 

  5. K.M. Chandy, V. Holmes, and J. Misra, “Distributed simulation of networks,” Computer Networks, 3(1), pp.105–113, Feb. 1979.

    Google Scholar 

  6. M.A. Henrion, et. al., “Switching Network Architecture for ATM based Broadband Communications,” ISS'90, Vol.5, pp. 1–8, Stockholm, May 1990.

    Google Scholar 

  7. R. Fujimoto, “Parallel Discrete Event Simulations,” Commun. of ACM, 33(10), pp.31–53, Oct., 1990.

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Dept. INFO, Vrije Universiteit Brussel, Pleinlaan 2, B-1050, Brussel, Belgium

    W. Liu, G. Petit & E. Dirkx

  2. Dept. Traffic Technology, Alcatel Bell, F. Wellesplein 1, B-2018, Antwerpen, Belgium

    G. Petit

Authors
  1. W. Liu
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. G. Petit
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. E. Dirkx
    View author publications

    You can also search for this author in PubMed Google Scholar

Editor information

Heather Liddell Adrian Colbrook Bob Hertzberger Peter Sloot

Rights and permissions

Reprints and permissions

Copyright information

© 1996 Springer-Verlag Berlin Heidelberg

About this paper

Cite this paper

Liu, W., Petit, G., Dirkx, E. (1996). Simulation of ATM exchanges on a parallel computer. In: Liddell, H., Colbrook, A., Hertzberger, B., Sloot, P. (eds) High-Performance Computing and Networking. HPCN-Europe 1996. Lecture Notes in Computer Science, vol 1067. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-61142-8_650

Download citation

  • DOI: https://doi.org/10.1007/3-540-61142-8_650

  • Published:

  • Publisher Name: Springer, Berlin, Heidelberg

  • Print ISBN: 978-3-540-61142-4

  • Online ISBN: 978-3-540-49955-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics

Search

Navigation