Chapter PDF
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
5 References
Aho, A. V. and Johnson, S. C., Optimal Code Generation for Expression Trees, Journal of the ACM 23 (July 1976), 488–501.
Aho, A. V., Sethi, R. and Ullman, J. D., Compilers Principles, Techniques and Tools, Addison Wesley, Reading, MA, 1986.
Aiken, A. and Nicolau, A., Optimal Loop Parallelization, Proc. SIGPLAN '88 Conf. Progr. Lang. Design and Impl. (June 1988).
Aiken, A. and Nicolau, A., Perfect Pipelinig: A New Loop Parallelization Technique, Proc. 2nd Europ. Symp. on Programming, Nancy (March 1988).
Belady, L. A., A Study of Replacement Algorithms for a Virtual Storage Computer, IBM Systems Journal 5 (1966), 78–101.
Brucker, P., Scheduling, Akademische Verlagsgesellschaft, Wiesbaden, 1981.
Chaitin, G. J., Register Allocation Spilling via Coloring, SIGPLAN Notices 17 (June 1982), 98–105.
Coffman, E. G., ed., Computer and Job-Shop Scheduling Theory, John Wiley & Sons, New York, 1976.
Cohn, R., Gross, T., Lam, M. and Tseng, P. S., Architecture and Compiler Tradeoffs for a Long Instruction Word Microprocessor, SIGPLAN Notices 24 (May 1989), 2–25.
Duncan, R., A Survey of Parallel Computer Architectures, IEEE COMPUTER (February 1990).
Ebcioglu, K., Some Design Ideas for a VLIW Architecture for Sequential-Natured Software, Parallel Processing (1988).
Ellis, J. R., Bulldog: A Compiler for VLIW Architectures MIT Press, Cambridge, MA, 1986.
Fisher, J. A., Trace Scheduling: A Technique for Global Microcode Compaction, IEEE Trans. on Computers C-30 (1981), 478–490.
Gibbons, P. B. and Muchnick, S. S., Efficient Instruction Scheduling for a Pipelined Architecture, SIGPLAN Notices 21 (July 1986), 11–18.
Hennessy, J. and Gross, T., Postpass Code Optimization of Pipeline Constraints, ACM Transactions on Programming Languages and Systems 5 (1983), 422–448.
Hennessy, J. L., Jouppi, N., Gill, J., Baskett, F., Strong, A., Gross, T. R., Rowen, C. and Leonard, J., The MIPS Machine, Proceedings IEEE Compcon, San Francisco (February 1982).
Hu, T. C., Parallel Sequencing and Assembly Line Problems, Operations Research 9 (1961).
IBM Corporation, IBM Risc System/6000 Technology, 1990.
Isoda, S., Kobayashi, Y. and Ishida, T., Global Compaction of Horizontal Microprograms Based on the Generalized Data Dependency Graph, IEEE Transactions on Computers (October 1989).
Kastens, U., Übersetzerbau, Oldenbourg, München, 1990.
Kennedy, K., A Survey of Data Flow Analysis Techniques, in Program Flow Analysis: Theory and Applications, Steven S. Muchnick and Neil D. Jones, eds., Prentice Hall, Englewood Cliffs, NJ, 1981, 5–54.
Lah, J. and Atkins, D. E., Tree Compaction of Microprograms, Proc. 16th Annual Microprogramming Workshop (1983).
Lam, M., Software Pipelining: An Effective Scheduling Technique for VLIW Machines, Proc. SIGPLAN 88 Conf. on Progr. Lang. Design and Impl. (June 1988).
Margulis, N., The Intel 80860, Byte 14 (December 1989), 333–340.
McFarland, M. C., Computer-Aided Partitioning of Behavioral Hardware Descriptions, 20th Design Automation Conference (1983).
Nicolau, A., Loop Quantization Or Unwinding Done Right, in Proc. 1st Supercomputing Conf., Lecture Notes in Computer Science, vol. 297, Springer Verlag, Heidelberg, 1987, 294–308.
Patterson, D. A. and Sequin, C. H., A VLSI RISC, Computer 15 (September 1982), 8–22.
Pfahler, P., Übersetzermethoden zur automatischen Hardware-Synthese, Universität-GH Paderborn, FB 17, Dissertation, 1988.
Rau, B. R., Glaeser, C. D. and Picard, R. L., Efficient Code Generation for Horizontal Architectures: Compiler Techniques and Architectural Support, Proc. 15th Annual Microprogramming Workshop (1982).
Sethi, R. and Ullman, J. D., The Generation of Optimal Code for Arithmetic Expressions, J. ACM 17 (October 1970), 715–728.
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1991 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Kastens, U. (1991). Compilation for instruction parallel processors. In: Hammer, D. (eds) Compiler Compilers. CC 1990. Lecture Notes in Computer Science, vol 477. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-53669-8_72
Download citation
DOI: https://doi.org/10.1007/3-540-53669-8_72
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-53669-7
Online ISBN: 978-3-540-46953-7
eBook Packages: Springer Book Archive