Abstract
A method for the design of bit-level systolic FIR filters with constant coefficients is presented. A convolution is represented as a sum of convolutions with coefficients which are powers of 2. It is then implemented in a two-dimensional bit-level systolic array of full adders. The worst-case space-time requirements of the algorithm involved are superior to the space-time requirements of the systolic convolution algorithms previously known.
This is a preview of subscription content, log in via an institution to check access.
Preview
Unable to display preview. Download preview PDF.
Similar content being viewed by others
References
GONZALEZ, R.C., and WINZ, P.: "Digital Image Processing" (Reading, Massachusetts: Addison-Wesley, 1987)
SLOBODA, F.: "Toeplitz matrices, homothety, and least-squares approximation", in D.J. Evans and C. Sutti (eds.), Proc. Int. Meeting on Parallel Computing, Verona, 1988 (Bristol: Adam Hilger, 1989)
PETKOV, N. and SLOBODA, F.: "Bit-level systolic array for digital curve smoothing", Parallel Computing (Amsterdam: North-Holland, 1989) in print
SLOBODA, F., and Priecel, J.: "String processing algorithms for length and curvature calculation of digital curves", 5th Int. Conf. Image Analysis and Processing, Positano, Italy
DANIELSSON, P. E.: "Serial/parallel convolvers", IEEE Trans. Computers C-33 (1984) 7, pp. 652–667
KUNG, H.T., and LEISERSON, C.E.: "Systolic arrays (for VLSI)", Sparse Matrix Proc. 1978 (Society for Industrial and Applied Mathematics, 1979) pp.256–282.
KUNG, H. T., and LEISERSON, C. E.: "Algorithms for VLSI processor arrays", in C. Mead and L. Conway: "Introduction to VLSI Systems" (Reading, Massachusetts: Addison-Wesley, 1980) sect. 8.3
KUNG, H. T.: "Special-purpose devices for signal and image processing: an opportunity in very large scale integration (VLSI)", SPIE 241, Real-Time Signal Processing III (1980), pp. 76–84
KUNG, H. T.: "The structure of parallel algorithms", Advances in Computers 19 (New York: Academic, 1980), pp.65–111
FOSTER, M. J., and KUNG, H. T.: "The design of special purpose VLSI chips", Computer 13 (1980) 1, pp.26–40.
KUNG, H.T.: "Why systolic architectures", Computer 15 (1982) 1, pp. 37–46.
PETKOV, N.: "Systolische Algorithmen und Arrays" (Berlin: Akademie-Verlag, 1989)
McWHIRTER, J.G., WOOD, D., WOOD, K.W., EVANS, R.A., McCANNY, J.V., and McCABE, A.P.H.: "Multi-bit convolution using a bit level systolic array", IEEE Trans. Circuits & Systems, CAS-32 (1985) 1, pp.95–99
McCANNY, J.V., EVANS, R.A., and McWHIRTER, J.G.: "Uni-directional data flow applied to bit level systolic arrays for correlation/convolution", Proc. Int'l Workshop on Systolic Arrays, Oxford, 2–4 July 1986, pp.I.1.1-I.1.5
PETKOV-TURKED JIEV, N.: "Bit-organized systolic convolution algorithm", ibid., pp.I.1.1–I.1.10
Author information
Authors and Affiliations
Editor information
Rights and permissions
Copyright information
© 1989 Springer-Verlag Berlin Heidelberg
About this chapter
Cite this chapter
Petkov, N. (1989). Design of bit-level systolic convolvers for image processing. In: Cantoni, V., Creutzburg, R., Levialdi, S., Wolf, G. (eds) Recent Issues in Pattern Analysis and Recognition. Lecture Notes in Computer Science, vol 399. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-51815-0_48
Download citation
DOI: https://doi.org/10.1007/3-540-51815-0_48
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-51815-0
Online ISBN: 978-3-540-46815-8
eBook Packages: Springer Book Archive