Abstract
A new kind of cryptanalytic attacks, targeted directly at the weaknesses of a cryptographic algorithm’s physical implementation, has recently attracted great attention. Examples are timing, glitch, or poweranalysis attacks. Whereas in so-called simple power analysis (SPA for short) only the power consumption of the device is analyzed, differential power analysis (DPA) additionally requires knowledge of ciphertext outputs and is thus more costly. Previous investigations have indicated that SPA is little threatening and moreover easy to prevent, leaving only DPA as a serious menace to smartcard integrity. We show, however, that with careful experimental technique, SPA allows for extracting sensitive information easily, requiring only a single power-consumption graph. This even holds with respect to basic instructions such as register moves, which have previously not been considered critical. Our results suggest that SPA is an effective and easily implementable attack and, due to its simplicity, potentially a more serious threat than DPA in many real applications.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
R. J. Anderson and M.G. Kuhn, Low Cost Attacks on Tamper Resistant Devices, 5th International Workshop on Security Protocols, 1997.
2. R. J. Anderson and M.G. Kuhn, Tamper Resistance-a Cautionary Note, Proceedings of the Second USENIX Workshop on Electronic Commerce, 1996.
E. Biham and A. Shamir, Power Analysis of Key Scheduling of the AES Candidates, Proceedings of the Second AES Candidate Conference, 1999.
P. Kocher, J. Jaffe, and B. Jun, Differential Power Analysis, Advances in Cryptology-Proceedings of CRYPTO’ 99, Lecture Notes in Computer Science, Vol. 1666, Springer-Verlag, 1999.
M. Kuhn and O. Kömmerling, Design Principles for Tamper-Resistant Smartcard Processors, Proceedings of the USENIX Workshop on Smartcard Technology, 1999.
T. S. Messerges, E. A. Dabbish, and R.H. Sloan, Investigations of Power Analysis Attacks on Smartcards, Proceedings of the USENIX Workshop on Smartcard Technology, 1999.
H. J. M. Veendrick, Short-Circuit Dissipation of Static CMOS Circuitry, IEEE Journal of Solid-State Circuits, Vol. SC-19, No.4, 1984
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2000 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
Mayer-Sommer, R. (2000). Smartly Analyzing the Simplicity and the Power of Simple Power Analysis on Smartcards. In: Koç, Ç.K., Paar, C. (eds) Cryptographic Hardware and Embedded Systems — CHES 2000. CHES 2000. Lecture Notes in Computer Science, vol 1965. Springer, Berlin, Heidelberg. https://doi.org/10.1007/3-540-44499-8_6
Download citation
DOI: https://doi.org/10.1007/3-540-44499-8_6
Published:
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-41455-1
Online ISBN: 978-3-540-44499-2
eBook Packages: Springer Book Archive