Abstract
Interconnection networks used in clusters of PCs are often dimensioned with certain restrictions. One restriction could be the reduction of power consumption and overall cost. In this sense, the network size must be reduced. Another restriction is to guarantee that the system offers a minimum bandwidth. In this case, the network size must be increased. In both cases, the head-of-line (HOL) blocking effect (related to network congestion) may appear, degrading network performance and thus, preventing the correct sizing of the network. Therefore, some mechanisms should be implemented for reducing or eliminating this problem, in order to dimension the network as desired while keeping network performance at maximum. In this paper we analyze the impact on network performance when using different mechanisms for handling HOL blocking when interconnection networks with mesh topology are dimensioned in several ways. We show that the previously proposed RECN congestion control mechanism is key in order to efficiently eliminate HOL blocking in meshes and, therefore, it allows the correct network sizing.
This work was supported by CICYT under Grant TIC2003-08154-C06 and by UPV under Grant 20040937.
Chapter PDF
Similar content being viewed by others
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
References
Top 500 supercomputer list, http://www.top500.org
Boden, N.J., et al.: Myrinet - A gigabit per second local area network. IEEE Micro, 29–36 (February 1995)
InfiniBandTM Trade Association, http://www.infinibandta.com
Dally, W.J., Seitz, C.L.: The Torus Routing Chip. Journal of Distributed Computing 1(3), 187–196 (1986)
Shang, L., Peh, L.S., Jha, N.K.: Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks. In: Proc. Int. Symp. on High-Performance Computer Architecture, February 2003, pp. 91–102 (2003)
Stine, J.M., Carter, N.P.: Comparing Adaptive Routing and Dynamic Voltage Scaling for Link Power Reduction. Computer Architecture Letters 3 (June 2004)
Anderson, T., et al.: High-Speed Switch Scheduling for Local-Area Networks. ACM Transactions on Computer Systems 11(4), 319–352 (1993)
Tamir, Y., Frazier, G.L.: Dynamically-Allocated Multi-Queue Buffers for VLSI Communication Switches. IEEE Trans. on Computers 41(6) (June 1992)
Smai, A., Thorelli, L.: Global Reactive Congestion Control in Multicomputer Networks. In: Proc. 5th Int. Conference on High Performance Computing (1998)
Dally, W.J., Carvey, P., Dennison, L.: The Avici Terabit Switch/Router. In: Proc. Hot Interconnects 6 (August 1998)
Duato, J., Flich, J., Nachiondo, T.: Cost-Effective Technique to Reduce HOL Blocking in Single-Stage and Multistage Switch Fabrics. In: Euromicro Conference on Parallel, Distributed and Network-based Processing, February 2004, pp. 48–53 (2004)
Quadrics QsNet, Available at http://doc.quadrics.com
Duato, J., Johnson, I., Flich, J., Naven, F., García, P.J., Nachiondo, T.: A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection Networks. In: Proc. 11th Int. Symp. High-Performance Computer Architecture (February 2005)
Advanced Switching for the PCI Express Architecture (white paper), Available at http://www.intel.com/technology/pciexpress/devnet/AdvancedSwitching.pdf
Advanced Switching Core Architecture Specification, Available at http://www.asi-sig.org/specifications for ASI SIG
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2005 Springer-Verlag Berlin Heidelberg
About this paper
Cite this paper
García, P.J., Flich, J., Duato, J., Quiles, F.J., Johnson, I., Naven, F. (2005). On the Correct Sizing on Meshes Through an Effective Congestion Management Strategy. In: Cunha, J.C., Medeiros, P.D. (eds) Euro-Par 2005 Parallel Processing. Euro-Par 2005. Lecture Notes in Computer Science, vol 3648. Springer, Berlin, Heidelberg. https://doi.org/10.1007/11549468_113
Download citation
DOI: https://doi.org/10.1007/11549468_113
Publisher Name: Springer, Berlin, Heidelberg
Print ISBN: 978-3-540-28700-1
Online ISBN: 978-3-540-31925-2
eBook Packages: Computer ScienceComputer Science (R0)