default search action

combined dblp search
author search
venue search
publication search

ask others

Yao-Wen Chang

> Home > Persons

Person information

affiliation: National Taiwan University, Taipei, Taiwan

Other persons with a similar name

see FAQ

Why are some names followed by a four digit number?

SPARQL queries

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2020 – today

see FAQ

What is the meaning of the colors in the publication lists?

2024
[j117]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ZhuMDHCYC24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ZhuMDHCYC24
Ziran Zhu, Yangjie Mei, Kangkang Deng, Huan He, Jianli Chen, Jun Yang, Yao-Wen Chang:
High-Performance Placement Engine for Modern Large-Scale FPGAs With Heterogeneity and Clock Constraints. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 43(3): 956-969 (2024)
[j116]
- view
  authority control:
- export record
  dblp key:
  - journals/tjs/ZhuLSZSXHCC24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tjs/ZhuLSZSXHCC24
Ziran Zhu, Yilin Li, Miaodi Su, Shu Zhang, Haiyuan Su, Yifeng Xiao, Huan He, Jianli Chen, Yao-Wen Chang:
Subgraph matching-based reference placement for printed circuit board designs. J. Supercomput. 80(16): 24324-24357 (2024)
[j115]
- view
  authority control:
- export record
  dblp key:
  - journals/todaes/TsengC24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/TsengC24
Wei-Hsiang Tseng, Yao-Wen Chang:
A Bridge-based Algorithm for Simultaneous Primal and Dual Defects Compression on Topologically Quantum-error-corrected Circuits. ACM Trans. Design Autom. Electr. Syst. 29(6): 1-22 (2024)
[c259]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChenHSCC24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChenHSCC24
Yan-Jen Chen, Cheng-Hsiu Hsieh, Po-Han Su, Shao-Hsiang Chen, Yao-Wen Chang:
Mixed-Size 3D Analytical Placement with Heterogeneous Technology Nodes. DAC 2024: 139:1-139:6
[c258]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChuangWHC24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChuangWHC24
Je-Wei Chuang, Zong-Han Wu, Bo-Ying Huang, Yao-Wen Chang:
Redistribution Layer Routing with Dynamic Via Insertion Under Irregular Via Structures. DAC 2024: 141:1-141:6
[c257]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/TsengCHLC24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/TsengCHLC24
Wei-Che Tseng, Zong-Ying Cai, Yi-Ping Huang, Yu-Hsiang Lo, Yao-Wen Chang:
Late Breaking Results: Power Rail Routing for Advanced Multi-Layered Printed Circuit Boards. DAC 2024: 345:1-345:2
[c256]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/TsouLHC24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/TsouLHC24
Chien-Hao Tsou, Sheng-Yah Lin, Wei-Chen Hung, Yao-Wen Chang:
Late Breaking Results: Modern Automatic PCB Placement with Complex Constraints. DAC 2024: 346:1-346:2
[c255]
- view
  authority control:
- export record
  dblp key:
  - conf/date/LinWCZCC24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/LinWCZCC24
Zhifeng Lin, Min Wei, Yilu Chen, Peng Zou, Jianli Chen, Yao-Wen Chang:
Electrostatics-Based Analytical Global Placement for Timing Optimization. DATE 2024: 1-6
[c254]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/Chang24a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/Chang24a
Yao-Wen Chang:
Physical Design Challenges in Modern Heterogeneous Integration. ISPD 2024: 125-134
[c253]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/TsengCJ24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/TsengCJ24
Wei-Hsiang Tseng, Yao-Wen Chang, Jie-Hong Roland Jiang:
Satisfiability Modulo Theories-Based Qubit Mapping for Trapped-Ion Quantum Computing Systems. ISPD 2024: 245-253
2023
[j114]
- view
  authority control:
- export record
  dblp key:
  - journals/taasm/ChangL23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/taasm/ChangL23
Yao-Wen Chang, Yi-Hsuan Lai:
What attracts young talent from Taiwan to start businesses in mainland China? A fuzzy analytic hierarchy process study. Technol. Anal. Strateg. Manag. 35(4): 394-408 (2023)
[j113]
- view
  authority control:
- export record
  dblp key:
  - journals/todaes/HuangC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/HuangC23
Ping-Wei Huang, Yao-Wen Chang:
Routability-driven Power/Ground Network Optimization Based on Machine Learning. ACM Trans. Design Autom. Electr. Syst. 28(4): 53:1-53:27 (2023)
[j112]
- view
  authority control:
- export record
  dblp key:
  - journals/todaes/WeiTWCYZC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/WeiTWCYZC23
Min Wei, Xingyu Tong, Yuan Wen, Jianli Chen, Jun Yu, Wenxing Zhu, Yao-Wen Chang:
Analytical Placement with 3D Poisson's Equation and ADMM-based Optimization for Large-scale 2.5D Heterogeneous FPGAs. ACM Trans. Design Autom. Electr. Syst. 28(5): 70:1-70:24 (2023)
[c252]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/CaiZWTYCC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/CaiZWTYCC23
Zhijie Cai, Peng Zou, Zhengtao Wu, Xingyu Tong, Jun Yu, Jianli Chen, Yao-Wen Chang:
PUFFER: A Routability-Driven Placement Framework via Cell Padding with Multiple Features and Strategy Exploration. DAC 2023: 1-6
[c251]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChenC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChenC23
Wei-Hsu Chen, Yao-Wen Chang:
Graph-Based Simultaneous Placement and Routing for Two-Dimensional Directed Self-Assembly Technology. DAC 2023: 1-6
[c250]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChenCLC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChenCLC23
Kuan-Cheng Chen, Yan-Lin Chen, Yu-Sheng Lu, Yao-Wen Chang:
Toward Parallelism-Optimal Topology Generation for Wavelength-Routed Optical NoC Designs. DAC 2023: 1-6
[c249]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChenCTCLC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChenCTCLC23
Yan-Jen Chen, Yan-Syuan Chen, Wei-Che Tseng, Cheng-Yu Chiang, Yu-Hsiang Lo, Yao-Wen Chang:
Late Breaking Results: Analytical Placement for 3D ICs with Multiple Manufacturing Technologies. DAC 2023: 1-2
[c248]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChungCC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChungCC23
Min-Hsuan Chung, Je-Wei Chuang, Yao-Wen Chang:
Any-Angle Routing for Redistribution Layers in 2.5D IC Packages. DAC 2023: 1-6
[c247]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/LiuLCHCC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LiuLCHCC23
Qinghai Liu, Disi Lin, Chuandong Chen, Huan He, Jianli Chen, Yao-Wen Chang:
A Matching Based Escape Routing Algorithm with Variable Design Rules and Constraints. DAC 2023: 1-6
[c246]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/LiuTCCZHCC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LiuTCCZHCC23
Qinghai Liu, Qinfei Tang, Jiarui Chen, Chuandong Chen, Ziran Zhu, Huan He, Jianli Chen, Yao-Wen Chang:
Disjoint-Path and Golden-Pin Based Irregular PCB Routing with Complex Constraints. DAC 2023: 1-6
[c245]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/TsengC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/TsengC23
Wei-Hsiang Tseng, Yao-Wen Chang:
Late Breaking Results: An Efficient Bridge-based Compression Algorithm for Topologically Quantum Error Corrected Circuits. DAC 2023: 1-2
[c244]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChenTKC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChenTKC23
Yan-Lin Chen, Wei-Che Tseng, Wei-Yao Kao, Yao-Wen Chang:
A General Wavelength-Routed Optical Networks-on-Chip Model with Applications to Provably Good Customized and Fault-Tolerant Topology Designs. ICCAD 2023: 1-7
[c243]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/LeeC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/LeeC23
Chung-Chia Lee, Yao-Wen Chang:
Floorplanning for Embedded Multi-Die Interconnect Bridge Packages. ICCAD 2023: 1-8
[c242]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/HsuCCLC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/HsuCCLC23
Jhih-Wei Hsu, Kuan-Cheng Chen, Yan-Syuan Chen, Yu-Hsiang Lo, Yao-Wen Chang:
Security-aware Physical Design against Trojan Insertion, Frontside Probing, and Fault Injection Attacks. ISPD 2023: 220-228
[i2]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2307-12041
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2307-12041
Wenxing Zhu, Zhipeng Huang, Jianli Chen, Yao-Wen Chang:
Analytical Solution of Poisson's Equation with Application to VLSI Global Placement. CoRR abs/2307.12041 (2023)
2022
[j111]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChenZGTC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChenZGTC22
Jianli Chen, Ziran Zhu, Longkun Guo, Yu-Wei Tseng, Yao-Wen Chang:
Mixed-Cell-Height Placement With Drain-to-Drain Abutment and Region Constraints. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(4): 1103-1115 (2022)
[j110]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LuCYC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LuCYC22
Yu-Sheng Lu, Yan-Lin Chen, Sheng-Jung Yu, Yao-Wen Chang:
Topological Structure and Physical Layout Co-Design for Wavelength-Routed Optical Networks-on-Chip. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(7): 2237-2249 (2022)
[j109]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/BaiZLCLLYZC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/BaiZLCLLYZC22
Xiqiong Bai, Ziran Zhu, Pingping Li, Jianli Chen, Tingshen Lan, Xingquan Li, Jun Yu, Wenxing Zhu, Yao-Wen Chang:
Timing-Aware Fill Insertions With Design-Rule and Density Constraints. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(10): 3529-3542 (2022)
[j108]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChenLXZC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChenLXZC22
Jianli Chen, Zhifeng Lin, Yanyue Xie, Wenxing Zhu, Yao-Wen Chang:
Mixed-Cell-Height Placement With Complex Minimum-Implant-Area Constraints. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(11): 4639-4652 (2022)
[j107]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LuYC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LuYC22
Yu-Sheng Lu, Sheng-Jung Yu, Yao-Wen Chang:
On-Chip Optical Routing With Provably Good Algorithms for Path Clustering and Assignment. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(11): 4653-4666 (2022)
[j106]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChenHZPZC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChenHZPZC22
Jianli Chen, Zhipeng Huang, Ziran Zhu, Zheng Peng, Wenxing Zhu, Yao-Wen Chang:
Novel Proximal Group ADMM for Placement Considering Fogging and Proximity Effects. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(12): 5541-5553 (2022)
[j105]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/WenCHC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/WenCHC22
Hsiang-Ting Wen, Yu-Jie Cai, Yang Hsu, Yao-Wen Chang:
Via-Based Redistribution Layer Routing for InFO Packages With Irregular Pad Structures. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(12): 5554-5567 (2022)
[j104]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/TsengHLC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/TsengHLC22
Wei-Hsiang Tseng, Chen-Hao Hsu, Wan-Hsuan Lin, Yao-Wen Chang:
A Bridge-Based Compression Algorithm for Topological Quantum Circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(12): 5582-5595 (2022)
[c241]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/BaiZZCYC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/BaiZZCYC22
Xiqiong Bai, Ziran Zhu, Peng Zou, Jianli Chen, Jun Yu, Yao-Wen Chang:
Voronoi Diagram Based Heterogeneous Circuit Layout Centerline Extraction for Mask Verification. ASP-DAC 2022: 172-177
[c240]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/SuDWZZCCC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/SuDWZZCCC22
Miaodi Su, Hongzhi Ding, Shaohong Weng, Changzhong Zou, Zhonghua Zhou, Yilu Chen, Jianli Chen, Yao-Wen Chang:
High-Correlation 3D Routability Estimation for Congestion-guided Global Routing. ASP-DAC 2022: 580-585
[c239]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/TsengC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/TsengC22
Wei-Hsiang Tseng, Yao-Wen Chang:
A bridge-based algorithm for simultaneous primal and dual defects compression on topologically quantum-error-corrected circuits. DAC 2022: 535-540
[c238]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/WangTMSCWYC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/WangTMSCWYC22
Huimin Wang, Xingyu Tong, Chenyue Ma, Runming Shi, Jianli Chen, Kun Wang, Jun Yu, Yao-Wen Chang:
CNN-inspired analytical global placement for large-scale heterogeneous FPGAs. DAC 2022: 637-642
[c237]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ZhuMLLCYC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ZhuMLLCYC22
Ziran Zhu, Yangjie Mei, Zijun Li, Jingwen Lin, Jianli Chen, Jun Yang, Yao-Wen Chang:
High-performance placement for large-scale heterogeneous FPGAs with clock constraints. DAC 2022: 643-648
[c236]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/NieCC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/NieCC22
Szu-Ru Nie, Yen-Ting Chen, Yao-Wen Chang:
Y-architecture-based flip-chip routing with dynamic programming-based bend minimization. DAC 2022: 955-960
[c235]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/LuCHC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LuCHC22
Yu-Sheng Lu, Kuan-Cheng Chen, Yu-Ling Hsu, Yao-Wen Chang:
Thermal-aware optical-electrical routing codesign for on-chip signal communications. DAC 2022: 1279-1284
[c234]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/0001TYLCTSHWYWC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/0001TYLCTSHWYWC22
Fu-Chieh Chang, Yu-Wei Tseng, Ya-Wen Yu, Ssu-Rui Lee, Alexandru Cioba, I-Lun Tseng, Da-Shan Shiu, Jhih-Wei Hsu, Cheng-Yuan Wang, Chien-Yi Yang, Ren-Chu Wang, Yao-Wen Chang, Tai-Chen Chen, Tung-Chieh Chen:
Flexible chip placement via reinforcement learning: late breaking results. DAC 2022: 1392-1393
[c233]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/SuXZSXHZCC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/SuXZSXHZCC22
Miaodi Su, Yifeng Xiao, Shu Zhang, Haiyuan Su, Jiacen Xu, Huan He, Ziran Zhu, Jianli Chen, Yao-Wen Chang:
Subgraph matching based reference placement for PCB designs: late breaking results. DAC 2022: 1400-1401
[c232]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/HsuCCL22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/HsuCCL22
Yang Hsu, Min-Hsuan Chung, Yao-Wen Chang, Ci-Hong Lin:
Transitive Closure Graph-Based Warpage-Aware Floorplanning for Package Designs. ICCAD 2022: 16:1-16:7
[c231]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChenC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChenC22
Yen-Ting Chen, Yao-Wen Chang:
Obstacle-Avoiding Multiple Redistribution Layer Routing with Irregular Structures. ICCAD 2022: 65:1-65:6
[c230]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/WangC022
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/WangC022
Cheng-Yuan Wang, Yao-Wen Chang, Yuan-Hao Chang:
SGIRR: Sparse Graph Index Remapping for ReRAM Crossbar Operation Unit and Power Optimization. ICCAD 2022: 165:1-165:7
[c229]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/JiangCHC22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/JiangCHC22
Iris Hui-Ru Jiang, Yao-Wen Chang, Jiun-Lang Huang, Charlie Chung-Ping Chen:
Intelligent Design Automation for Heterogeneous Integration. ISPD 2022: 105-106
[i1]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2204-06407
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2204-06407
Fu-Chieh Chang, Yu-Wei Tseng, Ya-Wen Yu, Ssu-Rui Lee, Alexandru Cioba, I-Lun Tseng, Da-Shan Shiu, Jhih-Wei Hsu, Cheng-Yuan Wang, Chien-Yi Yang, Ren-Chu Wang, Yao-Wen Chang, Tai-Chen Chen, Tung-Chieh Chen:
Flexible Multiple-Objective Reinforcement Learning for Chip Placement. CoRR abs/2204.06407 (2022)
2021
[j103]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/HsuHCSC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/HsuHCSC21
Chen-Hao Hsu, Shao-Chun Hung, Hao Chen, Fan-Keng Sun, Yao-Wen Chang:
A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 40(3): 533-546 (2021)
[j102]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChenCH21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChenCH21
Jianli Chen, Yao-Wen Chang, Yu-Chen Huang:
Analytical Placement Considering the Electron-Beam Fogging Effect. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 40(3): 560-573 (2021)
[j101]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChenCW21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChenCW21
Jianli Chen, Yao-Wen Chang, Yen-Yi Wu:
Mixed-Cell-Height Detailed Placement Considering Complex Minimum-Implant-Area Constraints. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 40(10): 2128-2141 (2021)
[j100]
- view
  authority control:
- export record
  dblp key:
  - journals/todaes/ChenZZC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/ChenZZC21
Jianli Chen, Ziran Zhu, Wenxing Zhu, Yao-Wen Chang:
A Robust Modulus-Based Matrix Splitting Iteration Method for Mixed-Cell-Height Circuit Legalization. ACM Trans. Design Autom. Electr. Syst. 26(2): 15:1-15:28 (2021)
[c228]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/WangJZGCC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/WangJZGCC21
Bingshu Wang, Lanfan Jiang, Wenxing Zhu, Longkun Guo, Jianli Chen, Yao-Wen Chang:
Two-Stage Neural Network Classifier for the Data Imbalance Problem with Application to Hotspot Detection. DAC 2021: 175-180
[c227]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/HsuLTC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/HsuLTC21
Chen-Hao Hsu, Wan-Hsuan Lin, Wei-Hsiang Tseng, Yao-Wen Chang:
A Bridge-based Compression Algorithm for Topological Quantum Circuits. DAC 2021: 457-462
[c226]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChouHCC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChouHCC21
Yun Chou, Jhih-Wei Hsu, Yao-Wen Chang, Tung-Chieh Chen:
VLSI Structure-aware Placement for Convolutional Neural Network Accelerator Units. DAC 2021: 1117-1122
[c225]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChenCW21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChenCW21
Ming-Hung Chen, Yao-Wen Chang, Jun-Jie Wang:
Performance-Driven Simultaneous Partitioning and Routing for Multi-FPGA Systems. DAC 2021: 1129-1134
[c224]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/CaiHC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/CaiHC21
Yu-Jie Cai, Yang Hsu, Yao-Wen Chang:
Simultaneous Pre- and Free-assignment Routing for Multiple Redistribution Layers with Irregular Vias. DAC 2021: 1147-1152
[c223]
- view
  authority control:
- export record
  dblp key:
  - conf/date/LinXQCWYC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/LinXQCWYC21
Zhifeng Lin, Yanyue Xie, Gang Qian, Jianli Chen, Sifei Wang, Jun Yu, Yao-Wen Chang:
Timing-Driven Placement for FPGAs with Heterogeneous Architectures and Clock Constraints. DATE 2021: 1564-1569
[c222]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChuangC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChuangC21
Fu-Yu Chuang, Yao-Wen Chang:
On-chip Optical Routing with Waveguide Matching Constraints. ICCAD 2021: 1-6
[c221]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/LinC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/LinC21
Zih-Yao Lin, Yao-Wen Chang:
A Row-Based Algorithm for Non-Integer Multiple-Cell-Height Placement. ICCAD 2021: 1-6
[c220]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/LiuCCCC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/LiuCCCC21
Wei-Kai Liu, Ming-Hung Chen, Chia-Ming Chang, Chen-Chia Chang, Yao-Wen Chang:
Time-Division Multiplexing Based System-Level FPGA Routing. ICCAD 2021: 1-6
[c219]
- view
  authority control:
- export record
  dblp key:
  - conf/mobicom/HsiehCCC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mobicom/HsiehCCC21
Cheng-Ying Hsieh, Yao-Wen Chang, Chien Chen, Jyh-Cheng Chen:
Design and implementation of a generic 5G user plane function development framework. MobiCom 2021: 846-848
[c218]
- view
  authority control:
- export record
  dblp key:
  - conf/vlsi-dat/JiangCHC21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi-dat/JiangCHC21
Iris Hui-Ru Jiang, Yao-Wen Chang, Jiun-Lang Huang, Chung-Ping Chen:
Opportunities for 2.5/3D Heterogeneous SoC Integration. VLSI-DAT 2021: 1
2020
[j99]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChenLKHCCCK20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChenLKHCCCK20
Jianli Chen, Zhifeng Lin, Yun-Chih Kuo, Chau-Chin Huang, Yao-Wen Chang, Shih-Chun Chen, Chun-Han Chiang, Sy-Yen Kuo:
Clock-Aware Placement for Large-Scale Heterogeneous FPGAs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(12): 5042-5055 (2020)
[j98]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ZhuCZC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ZhuCZC20
Ziran Zhu, Jianli Chen, Wenxing Zhu, Yao-Wen Chang:
Mixed-Cell-Height Legalization Considering Technology and Region Constraints. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(12): 5128-5141 (2020)
[c217]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ChiangCC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ChiangCC20
Chun-Han Chiang, Fu-Yu Chuang, Yao-Wen Chang:
Unified Redistribution Layer Routing for 2.5D IC Packages. ASP-DAC 2020: 331-337
[c216]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/Chen0HZYC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/Chen0HZYC20
Jianli Chen, Zhipeng Huang, Ye Huang, Wenxing Zhu, Jun Yu, Yao-Wen Chang:
An Efficient EPIST Algorithm for Global Placement with Non-Integer Multiple-Height Cells ^*. DAC 2020: 1-6
[c215]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChenZLZZC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChenZLZZC20
Jianli Chen, Ziran Zhu, Qinghai Liu, Yimin Zhang, Wenxing Zhu, Yao-Wen Chang:
Hamiltonian Path Based Mixed-Cell-Height Legalization for Neighbor Diffusion Effect Mitigation. DAC 2020: 1-6
[c214]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/HuangTNC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/HuangTNC20
Chau-Chin Huang, Gustavo E. Téllez, Gi-Joon Nam, Yao-Wen Chang:
Latch Clustering for Timing-Power Co-Optimization. DAC 2020: 1-6
[c213]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/LuYC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LuYC20
Yu-Sheng Lu, Sheng-Jung Yu, Yao-Wen Chang:
Topological Structure and Physical Layout Codesign for Wavelength-Routed Optical Networks-on-Chip. DAC 2020: 1-6
[c212]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/LuYC20a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LuYC20a
Yu-Sheng Lu, Sheng-Jung Yu, Yao-Wen Chang:
A Provably Good Wavelength-Division-Multiplexing-Aware Clustering Algorithm for On-Chip Optical Routing. DAC 2020: 1-6
[c211]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/WenCHC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/WenCHC20
Hsiang-Ting Wen, Yu-Jie Cai, Yang Hsu, Yao-Wen Chang:
Via-based Redistribution Layer Routing for InFO Packages with Irregular Pad Structures. DAC 2020: 1-6
[c210]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ZouLSWCYC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ZouLSWCYC20
Peng Zou, Zhifeng Lin, Xiao Shi, Yingjie Wu, Jianli Chen, Jun Yu, Yao-Wen Chang:
Time-Division Multiplexing Based System-Level FPGA Routing for Logic Verification. DAC 2020: 1-6
[c209]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/WangC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/WangC20
Run-Yi Wang, Yao-Wen Chang:
Routability-Aware Pin Access Optimization for Monolithic 3D Designs. ICCAD 2020: 2:1-2:6
[c208]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/JiangCHC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/JiangCHC20
Iris Hui-Ru Jiang, Yao-Wen Chang, Jiun-Lang Huang, Chung-Ping Chen:
Intelligent Design Automation for 2.5/3D Heterogeneous SoC Integration. ICCAD 2020: 125:1-125:7
[c207]
- view
  authority control:
- export record
  dblp key:
  - conf/irps/LoYCLWLCCLL20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/irps/LoYCLWLCCLL20
Chieh Roger Lo, Teng-Hao Yeh, Wei-Chen Chen, Hang-Ting Lue, Keh-Chung Wang, Chih-Yuan Lu, Yao-Wen Chang, Yung-Hsiang Chen, Chu-Yung Liu:
Study of the Walk-Out Effect of Junction Breakdown Instability of the High-Voltage Depletion-Mode N-Channel MOSFET for NAND Flash Peripheral Device and an Efficient Layout Solution. IRPS 2020: 1-6

2010 – 2019

see FAQ

What is the meaning of the colors in the publication lists?

2019
[j97]
- view
  authority control:
- export record
  dblp key:
  - journals/jdi/ChenCWSH19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jdi/ChenCWSH19
Dar-Ren Chen, Yao-Wen Chang, Hwa-Koon Wu, Wei-Chung Shia, Yu-Len Huang:
Multiview Contouring for Breast Tumor on Magnetic Resonance Imaging. J. Digit. Imaging 32(5): 713-727 (2019)
[j96]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/SuC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/SuC19
Yu-Hsuan Su, Yao-Wen Chang:
DSA-Compliant Routing for 2-D Patterns Using Block Copolymer Lithography. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(2): 267-280 (2019)
[j95]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/AliotoAABBCCCCC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/AliotoAABBCCCCC19
Massimo Alioto, Magdy S. Abadir, Tughrul Arslan, Chirn Chye Boon, Andreas Burg, Chip-Hong Chang, Meng-Fan Chang, Yao-Wen Chang, Poki Chen, Pasquale Corsonello, Paolo Crovetti, Shiro Dosho, Rolf Drechsler, Ibrahim Abe M. Elfadel, Ruonan Han, Masanori Hashimoto, Chun-Huat Heng, Deukhyoun Heo, Tsung-Yi Ho, Houman Homayoun, Yuh-Shyan Hwang, Ajay Joshi, Rajiv V. Joshi, Tanay Karnik, Chulwoo Kim, Tony Tae-Hyoung Kim, Jaydeep Kulkarni, Volkan Kursun, Yoonmyung Lee, Hai Helen Li, Huawei Li, Prabhat Mishra, Baker Mohammad, Mehran Mozaffari Kermani, Makoto Nagata, Koji Nii, Partha Pratim Pande, Bipul C. Paul, Vasilis F. Pavlidis, José Pineda de Gyvez, Ioannis Savidis, Patrick Schaumont, Fabio Sebastiano, Anirban Sengupta, Mingoo Seok, Mircea R. Stan, Mark M. Tehranipoor, Aida Todri-Sanial, Marian Verhelst, Valerio Vignoli, Xiaoqing Wen, Jiang Xu, Wei Zhang, Zhengya Zhang, Jun Zhou, Mark Zwolinski, Stacey Weber:
Editorial TVLSI Positioning - Continuing and Accelerating an Upward Trajectory. IEEE Trans. Very Large Scale Integr. Syst. 27(2): 253-280 (2019)
[c206]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/LiuCCK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/LiuCCK19
Yen-Chun Liu, Tung-Chieh Chen, Yao-Wen Chang, Sy-Yen Kuo:
MDP-trees: multi-domain macro placement for ultra large-scale mixed-size designs. ASP-DAC 2019: 557-562
[c205]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/SunC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/SunC19
Fan-Keng Sun, Yao-Wen Chang:
BiG: A Bivariate Gradient-Based Wirelength Model for Analytical Circuit Placement. DAC 2019: 118
[c204]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/HsuHCSC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/HsuHCSC19
Chen-Hao Hsu, Shao-Chun Hung, Hao Chen, Fan-Keng Sun, Yao-Wen Chang:
A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing. DAC 2019: 217
[c203]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChangWC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChangWC19
Yu-Hsuan Chang, Hsiang-Ting Wen, Yao-Wen Chang:
Obstacle-Aware Group-Based Length-Matching Routing for Pre-Assignment Area-I/O Flip-Chip Designs. ICCAD 2019: 1-8
[c202]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChenZYHC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChenZYHC19
Jianli Chen, Wenxing Zhu, Jun Yu, Lei He, Yao-Wen Chang:
Analytical Placement with 3D Poisson's Equation and ADMM Based Optimization for Large-Scale 2.5D Heterogeneous FPGAs. ICCAD 2019: 1-8
[c201]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/LanLCYHDZC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/LanLCYHDZC19
Tingshen Lan, Xingquan Li, Jianli Chen, Jun Yu, Lei He, Senhua Dong, Wenxing Zhu, Yao-Wen Chang:
Timing-Aware Fill Insertions with Design-Rule and Density Constraints. ICCAD 2019: 1-8
[c200]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/WangC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/WangC19
Zhan-Ling Wang, Yao-Wen Chang:
Graph- and ILP-Based Cut Redistribution for Two-Dimensional Directed Self-Assembly. ICCAD 2019: 1-7
[c199]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/LiCZC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/LiCZC19
Xingquan Li, Jianli Chen, Wenxing Zhu, Yao-Wen Chang:
Analytical Mixed-Cell-Height Legalization Considering Average and Maximum Movement Minimization. ISPD 2019: 27-34
2018
[j94]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/HuangLLYCCCCB18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/HuangLLYCCCCB18
Chau-Chin Huang, Hsin-Ying Lee, Bo-Qiao Lin, Sheng-Wei Yang, Chin-Hao Chang, Szu-To Chen, Yao-Wen Chang, Tung-Chieh Chen, Ismail Bustany:
NTUplace4dr: A Detailed-Routing-Driven Placer for Mixed-Size Circuit Designs With Technology and Region Constraints. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(3): 669-681 (2018)
[j93]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/LinFCRK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/LinFCRK18
Zhi-Wen Lin, Shao-Yun Fang, Yao-Wen Chang, Wei-Cheng Rao, Chieh-Hsiung Kuan:
Provably Good Max-Min-m-Neighbor-TSP-Based Subfield Scheduling for Electron-Beam Photomask Fabrication. IEEE Trans. Very Large Scale Integr. Syst. 26(2): 378-391 (2018)
[c198]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/LuCC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LuCC18
Yu-Sheng Lu, Yu-Hsuan Chang, Yao-Wen Chang:
WB-trees: a meshed tree representation for FinFET analog layout designs. DAC 2018: 9:1-9:6
[c197]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/WangPWWPCLJ18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/WangPWWPCLJ18
Run-Yi Wang, Chia-Cheng Pai, Jun-Jie Wang, Hsiang-Ting Wen, Yu-Cheng Pai, Yao-Wen Chang, James Chien-Mo Li, Jie-Hong Roland Jiang:
Efficient multi-layer obstacle-avoiding region-to-region rectilinear steiner tree construction. DAC 2018: 45:1-45:6
[c196]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/YuC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/YuC18
Hai-Juan Yu, Yao-Wen Chang:
DSA-friendly detailed routing considering double patterning and DSA template assignments. DAC 2018: 49:1-49:6
[c195]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ZhuC0ZC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ZhuC0ZC18
Ziran Zhu, Jianli Chen, Zheng Peng, Wenxing Zhu, Yao-Wen Chang:
Generalized augmented lagrangian and its applications to VLSI global placement. DAC 2018: 149:1-149:6
[c194]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ZhuHCC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ZhuHCC18
Wenxing Zhu, Zhipeng Huang, Jianli Chen, Yao-Wen Chang:
Analytical solution of Poisson's equation and its application to VLSI global placement. ICCAD 2018: 2
[c193]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChenY0ZC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChenY0ZC18
Jianli Chen, Li Yang, Zheng Peng, Wenxing Zhu, Yao-Wen Chang:
Novel proximal group ADMM for placement considering fogging and proximity effects. ICCAD 2018: 3
[c192]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChenSC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChenSC18
Shih-Chun Chen, Richard Sun, Yao-Wen Chang:
Simultaneous partitioning and signals grouping for time-division multiplexing in 2.5D FPGA-based systems. ICCAD 2018: 4
[c191]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/TsengC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/TsengC18
Yu-Wei Tseng, Yao-Wen Chang:
Mixed-cell-height placement considering drain-to-drain abutment. ICCAD 2018: 64
[c190]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ZhuLCCZC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ZhuLCCZC18
Ziran Zhu, Xingquan Li, Yuhang Chen, Jianli Chen, Wenxing Zhu, Yao-Wen Chang:
Mixed-cell-height legalization considering technology and region constraints. ICCAD 2018: 65
[c189]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChenYLZC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChenYLZC18
Jianli Chen, Peng Yang, Xingquan Li, Wenxing Zhu, Yao-Wen Chang:
Mixed-cell-height placement with complex minimum-implant-area constraints. ICCAD 2018: 66
[c188]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/SunCCHC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/SunCCHC18
Fan-Keng Sun, Hao Chen, Ching-Yu Chen, Chen-Hao Hsu, Yao-Wen Chang:
A multithreaded initial detailed routing algorithm considering global routing guides. ICCAD 2018: 82
2017
[j92]
- view
  authority control:
- export record
  dblp key:
  - journals/dt/Chang17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/dt/Chang17
Yao-Wen Chang:
An Interview With Professor Chenming Hu, Father of 3D Transistors. IEEE Des. Test 34(5): 90-96 (2017)
[j91]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/SuC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/SuC17
Yu-Hsuan Su, Yao-Wen Chang:
Nanowire-Aware Routing Considering High Cut Mask Complexity. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 36(6): 964-977 (2017)
[j90]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LinC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LinC17
Zhi-Wen Lin, Yao-Wen Chang:
Cut Redistribution With Directed-Self-Assembly Templates for Advanced 1-D Gridded Layouts. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 36(12): 2066-2079 (2017)
[j89]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/ChakrabartyABBC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/ChakrabartyABBC17
Krishnendu Chakrabarty, Massimo Alioto, Bevan M. Baas, Chirn Chye Boon, Meng-Fan Chang, Naehyuck Chang, Yao-Wen Chang, Chip-Hong Chang, Shih-Chieh Chang, Poki Chen, Masud H. Chowdhury, Pasquale Corsonello, Ibrahim Abe M. Elfadel, Said Hamdioui, Masanori Hashimoto, Tsung-Yi Ho, Houman Homayoun, Yuh-Shyan Hwang, Rajiv V. Joshi, Tanay Karnik, Mehran Mozaffari Kermani, Chulwoo Kim, Tae-Hyoung Kim, Jaydeep P. Kulkarni, Eren Kursun, Erik Larsson, Hai (Helen) Li, Huawei Li, Patrick P. Mercier, Prabhat Mishra, Makoto Nagata, Arun S. Natarajan, Koji Nii, Partha Pratim Pande, Ioannis Savidis, Mingoo Seok, Sheldon X.-D. Tan, Mark M. Tehranipoor, Aida Todri-Sanial, Miroslav N. Velev, Xiaoqing Wen, Jiang Xu, Wei Zhang, Zhengya Zhang, Stacey Weber Jackson:
Editorial. IEEE Trans. Very Large Scale Integr. Syst. 25(1): 1-20 (2017)
[c187]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/WangWCCKZF17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/WangWCCKZF17
Chao-Hung Wang, Yen-Yi Wu, Jianli Chen, Yao-Wen Chang, Sy-Yen Kuo, Wenxing Zhu, Genghua Fan:
An effective legalization algorithm for mixed-cell-height standard cells. ASP-DAC 2017: 450-455
[c186]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChenZZC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChenZZC17
Jianli Chen, Ziran Zhu, Wenxing Zhu, Yao-Wen Chang:
Toward Optimal Legalization for Mixed-Cell-Height Circuit Designs. DAC 2017: 52:1-52:6
[c185]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/HuangC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/HuangC17
Yu-Chen Huang, Yao-Wen Chang:
Fogging Effect Aware Placement in Electron Beam Lithography. DAC 2017: 53:1-53:6
[c184]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/HuangLLCWY17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/HuangLLCWY17
Chau-Chin Huang, Bo-Qiao Lin, Hsin-Ying Lee, Yao-Wen Chang, Kuo-Sheng Wu, Jun-Zhi Yang:
Graph-Based Logic Bit Slicing for Datapath-Aware Placement. DAC 2017: 71:1-71:6
[c183]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/LinC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LinC17
Zhi-Wen Lin, Yao-Wen Chang:
Detailed Placement for Two-Dimensional Directed Self-Assembly Technology. DAC 2017: 79:1-79:6
[c182]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/WuC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/WuC17
Yen-Yi Wu, Yao-Wen Chang:
Mixed-cell-height detailed placement considering complex minimum-implant-area constraints. ICCAD 2017: 65-72
[c181]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/YangCC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/YangCC17
Sheng-Wei Yang, Yao-Wen Chang, Tung-Chieh Chen:
Blockage-aware terminal propagation for placement wirelength minimization. ICCAD 2017: 73-80
[c180]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChenCC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChenCC17
Szu-To Chen, Yao-Wen Chang, Tung-Chieh Chen:
An integrated-spreading-based macro-refining algorithm for large-scale mixed-size circuit designs. ICCAD 2017: 496-503
[c179]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChangCC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChangCC17
Chin-Hao Chang, Yao-Wen Chang, Tung-Chieh Chen:
A novel damped-wave framework for macro placement. ICCAD 2017: 504-511
[c178]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/KuoHCCCK17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/KuoHCCCK17
Yun-Chih Kuo, Chau-Chin Huang, Shih-Chun Chen, Chun-Han Chiang, Yao-Wen Chang, Sy-Yen Kuo:
Clock-aware placement for large-scale heterogeneous FPGAs. ICCAD 2017: 519-526
[c177]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/LinCC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/LinCC17
Ting-Chou Lin, Chia-Chih Chi, Yao-Wen Chang:
Redistribution layer routing for wafer-level integrated fan-out package-on-packages. ICCAD 2017: 561-568
[c176]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChenC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChenC17
Shih-Chun Chen, Yao-Wen Chang:
FPGA placement and routing. ICCAD 2017: 914-921
[c175]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/Chang17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/Chang17
Yao-Wen Chang:
Generalized Force Directed Relaxation with Optimal Regions and Its Applications to Circuit Placement. ISPD 2017: 115-120
2016
[j88]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChiangLJC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChiangLJC16
Hui-Ju Katherine Chiang, Chi-Yuan Liu, Jie-Hong R. Jiang, Yao-Wen Chang:
Simultaneous EUV Flare Variation Minimization and CMP Control by Coupling-Aware Dummification. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(4): 598-610 (2016)
[j87]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/OuTLWC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/OuTLWC16
Hung-Chih Ou, Kai-Han Tseng, Jhao-Yan Liu, I-Peng Wu, Yao-Wen Chang:
Layout-Dependent Effects-Aware Analytical Analog Placement. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(8): 1243-1254 (2016)
[j86]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/SuHTCB16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/SuHTCB16
Yu-Hsuan Su, Yu-Chen Huang, Liang-Chun Tsai, Yao-Wen Chang, Shayak Banerjee:
Fast Lithographic Mask Optimization Considering Process Variation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(8): 1345-1357 (2016)
[j85]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LiuFC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LiuFC16
Iou-Jen Liu, Shao-Yun Fang, Yao-Wen Chang:
Overlay-Aware Detailed Routing for Self-Aligned Double Patterning Lithography Using the Cut Process. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(9): 1519-1531 (2016)
[c174]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/LinC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/LinC16
Zhi-Wen Lin, Yao-Wen Chang:
Cut redistribution with directed self-assembly templates for advanced 1-D gridded layouts. ASP-DAC 2016: 89-94
[c173]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ChiouCCC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ChiouCCC16
Chien-Hsiung Chiou, Chin-Hao Chang, Szu-To Chen, Yao-Wen Chang:
Circular-contour-based obstacle-aware macro placement. ASP-DAC 2016: 172-177
[c172]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/LinCH16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/LinCH16
Mark Po-Hung Lin, Yao-Wen Chang, Chih-Ming Hung:
Recent research development and new challenges in analog layout synthesis. ASP-DAC 2016: 617-622
[c171]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/WuOC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/WuOC16
I-Peng Wu, Hung-Chih Ou, Yao-Wen Chang:
QB-trees: towards an optimal topological representation and its applications to analog layout designs. DAC 2016: 80:1-80:6
[c170]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/HuangLLKCK16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/HuangLLKCK16
Chau-Chin Huang, Yen-Chun Liu, Yu-Sheng Lu, Yun-Chih Kuo, Yao-Wen Chang, Sy-Yen Kuo:
Timing-driven cell placement optimization for early slack histogram compression. DAC 2016: 81:1-81:6
[c169]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/TsengCL16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/TsengCL16
Kai-Han Tseng, Yao-Wen Chang, Charles C. C. Liu:
Minimum-implant-area-aware detailed placement with spacing constraints. DAC 2016: 84:1-84:6
[c168]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/LinLC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/LinLC16
Bo-Qiao Lin, Ting-Chou Lin, Yao-Wen Chang:
Redistribution layer routing for integrated fan-out wafer-level chip-scale packages. ICCAD 2016: 23
[c167]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/SuC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/SuC16
Yu-Hsuan Su, Yao-Wen Chang:
VCR: simultaneous via-template and cut-template-aware routing for directed self-assembly technology. ICCAD 2016: 49
[c166]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/SuC16a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/SuC16a
Yu-Hsuan Su, Yao-Wen Chang:
DSA-compliant routing for two-dimensional patterns using block copolymer lithography. ICCAD 2016: 50
[c165]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/LinC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/LinC16
Zhi-Wen Lin, Yao-Wen Chang:
Double-Patterning Aware DSA Template Guided Cut Redistribution for Advanced 1-D Gridded Designs. ISPD 2016: 47-54
2015
[j84]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/HoOCT15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/HoOCT15
Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang, Hui-Fang Tsao:
Coupling-Aware Length-Ratio-Matching Routing for Capacitor Arrays in Analog Integrated Circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 34(2): 161-172 (2015)
[j83]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LiuFC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LiuFC15
Iou-Jen Liu, Shao-Yun Fang, Yao-Wen Chang:
Stitch-Aware Routing for Multiple E-Beam Lithography. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 34(3): 471-482 (2015)
[c164]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/HuangCTC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/HuangCTC15
Chau-Chin Huang, Chien-Hsiung Chiou, Kai-Han Tseng, Yao-Wen Chang:
Detailed-Routing-Driven analytical standard-cell placement. ASP-DAC 2015: 378-383
[c163]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/HsuC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/HsuC15
Po-Ya Hsu, Yao-Wen Chang:
Non-stitch triple patterning-aware routing based on conflict graph pre-coloring. ASP-DAC 2015: 390-395
[c162]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/FangTC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/FangTC15
Shao-Yun Fang, Yi-Shu Tai, Yao-Wen Chang:
Layout decomposition for Spacer-is-Metal (SIM) self-aligned double patterning. ASP-DAC 2015: 671-676
[c161]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChenC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChenC15
Sheng-Yen Chen, Yao-Wen Chang:
Routing-architecture-aware analytical placement for heterogeneous FPGAs. DAC 2015: 27:1-27:6
[c160]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/SuC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/SuC15
Yu-Hsuan Su, Yao-Wen Chang:
Nanowire-aware routing considering high cut mask complexity. DAC 2015: 138:1-138:6
[c159]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/OuTLWC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/OuTLWC15
Hung-Chih Ou, Kai-Han Tseng, Jhao-Yan Liu, I-Peng Wu, Yao-Wen Chang:
Layout-dependent-effects-aware analytical analog placement. DAC 2015: 189:1-189:6
[c158]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/OuTC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/OuTC15
Hung-Chih Ou, Kai-Han Tseng, Yao-Wen Chang:
Cutting structure-aware analog placement based on self-aligned double patterning with e-beam lithography. DAC 2015: 190:1-190:6
[c157]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChangLF15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChangLF15
Yao-Wen Chang, Ru-Gun Liu, Shao-Yun Fang:
EUV and e-beam manufacturability: challenges and solutions. DAC 2015: 198:1-198:6
[c156]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/LinFCRK15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/LinFCRK15
Zhi-Wen Lin, Shao-Yun Fang, Yao-Wen Chang, Wei-Cheng Rao, Chieh-Hsiung Kuan:
Provably Good Max-Min-m-neighbor-TSP-Based Subfield Scheduling for Electron-Beam Photomask Fabrication. ICCAD 2015: 388-395
[c155]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/HuangLLYCCC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/HuangLLYCCC15
Chau-Chin Huang, Hsin-Ying Lee, Bo-Qiao Lin, Sheng-Wei Yang, Chin-Hao Chang, Szu-To Chen, Yao-Wen Chang:
Detailed-Routability-Driven Analytical Placement for Mixed-Size Designs with Technology and Region Constraints. ICCAD 2015: 508-513
2014
[j82]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/HoLLCCLS14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/HoLLCCLS14
Yuan-Kai Ho, Hsu-Chieh Lee, Webber Lee, Yao-Wen Chang, Chen-Feng Chang, I-Jye Lin, Chin-Fang Shen:
Obstacle-Avoiding Free-Assignment Routing for Flip-Chip Designs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(2): 224-236 (2014)
[j81]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/FangCC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/FangCC14
Shao-Yun Fang, Yao-Wen Chang, Wei-Yu Chen:
A Novel Layout Decomposition Algorithm for Triple Patterning Lithography. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(3): 397-408 (2014)
[j80]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/HsuCHCLCC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/HsuCHCLCC14
Meng-Kai Hsu, Yi-Fang Chen, Chau-Chin Huang, Sheng Chou, Tzu-Hen Lin, Tung-Chieh Chen, Yao-Wen Chang:
NTUplace4h: A Novel Routability-Driven Placement Algorithm for Hierarchical Mixed-Size Circuit Designs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(12): 1914-1927 (2014)
[j79]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/OuCC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/OuCC14
Hung-Chih Ou, Hsing-Chih Chang Chien, Yao-Wen Chang:
Nonuniform Multilevel Analog Routing With Matching Constraints. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(12): 1942-1954 (2014)
[c154]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/LiuFC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LiuFC14
Iou-Jen Liu, Shao-Yun Fang, Yao-Wen Chang:
Overlay-Aware Detailed Routing for Self-Aligned Double Patterning Lithography Using the Cut Process. DAC 2014: 50:1-50:6
[c153]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/LiuCCJ14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LiuCCJ14
Chi-Yuan Liu, Hui-Ju Katherine Chiang, Yao-Wen Chang, Jie-Hong R. Jiang:
Simultaneous EUV Flare Variation Minimization and CMP Control with Coupling-Aware Dummification. DAC 2014: 54:1-54:6
[c152]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChenHCCW14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChenHCCW14
Yi-Fang Chen, Chau-Chin Huang, Chien-Hsiung Chiou, Yao-Wen Chang, Chang-Jen Wang:
Routability-Driven Blockage-Aware Macro Placement. DAC 2014: 124:1-124:6
[c151]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChangJC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChangJC14
Hua-Yu Chang, Iris Hui-Ru Jiang, Yao-Wen Chang:
Functional ECO Using Metal-Configurable Gate-Array Spare Cells. DAC 2014: 191:1-191:6
[c150]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/HoC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/HoC14
Kuan-Hsien Ho, Yao-Wen Chang:
A New Asynchronous Pipeline Template for Power and Performance Optimization. DAC 2014: 204:1-204:6
[c149]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/SuHTCB14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/SuHTCB14
Yu-Hsuan Su, Yu-Chen Huang, Liang-Chun Tsai, Yao-Wen Chang, Shayak Banerjee:
Fast lithographic mask optimization considering process variation. ICCAD 2014: 230-237
[c148]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChenCC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChenCC14
Yu-Chen Chen, Sheng-Yen Chen, Yao-Wen Chang:
Efficient and effective packing and analytical placement for large-scale heterogeneous FPGAs. ICCAD 2014: 647-654
[c147]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/LiuC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/LiuC14
Chi-Yuan Liu, Yao-Wen Chang:
Simultaneous EUV flare- and CMP-aware placement. ICCD 2014: 249-255
[c146]
- view
  authority control:
- export record
  dblp key:
  - conf/intcompsymp/ChangSJC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/intcompsymp/ChangSJC14
Yao-Wen Chang, Ruey-Kai Sheu, Syuan-Ru Jhu, Yue-Shan Chang:
Design and Implementation of a RESTful Notification Service. ICS 2014: 1375-1385
[c145]
- view
  authority control:
- export record
  dblp key:
  - conf/islped/LinHSC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/LinHSC14
Chung-Wei Lin, Tzu-Hsuan Hsu, Xin-Wei Shih, Yao-Wen Chang:
Buffered clock tree synthesis considering self-heating effects. ISLPED 2014: 111-116
[e4]
- view
- export record
  dblp key:
  - conf/iccad/2014
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/2014
Yao-Wen Chang:
The IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2014, San Jose, CA, USA, November 3-6, 2014. IEEE 2014, ISBN 978-1-4799-6277-8 [contents]
2013
[j78]
- view
  authority control:
- export record
  dblp key:
  - journals/cacm/Chang13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cacm/Chang13
Yao-Wen Chang:
Circuit placement challenges: technical perspective. Commun. ACM 56(6): 104 (2013)
[j77]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/FangCC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/FangCC13
Shao-Yun Fang, Wei-Yu Chen, Yao-Wen Chang:
Graph-Based Subfield Scheduling for Electron-Beam Photomask Fabrication. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(2): 189-201 (2013)
[j76]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/HsuBC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/HsuBC13
Meng-Kai Hsu, Valeriy Balabanov, Yao-Wen Chang:
TSV-Aware Analytical Placement for 3-D IC Designs Based on a Novel Weighted-Average Wirelength Model. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(4): 497-509 (2013)
[j75]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/HoLC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/HoLC13
Yuan-Kai Ho, Hsu-Chieh Lee, Yao-Wen Chang:
Escape Routing for Staggered-Pin-Array PCBs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(9): 1347-1356 (2013)
[j74]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChangJC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChangJC13
Hua-Yu Chang, Iris Hui-Ru Jiang, Yao-Wen Chang:
ECO Optimization Using Metal-Configurable Gate-Array Spare Cells. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(11): 1722-1733 (2013)
[c144]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/HoSCC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/HoSCC13
Yuan-Kai Ho, Xin-Wei Shih, Yao-Wen Chang, Chung-Kuan Cheng:
Layer minimization in escape routing for staggered-pin-array PCBs. ASP-DAC 2013: 187-192
[c143]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ShihHLCC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ShihHLCC13
Xin-Wei Shih, Tzu-Hsuan Hsu, Hsu-Chieh Lee, Yao-Wen Chang, Kai-Yuan Chao:
Symmetrical buffered clock-tree synthesis with supply-voltage alignment. ASP-DAC 2013: 447-452
[c142]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChienOCKC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChienOCKC13
Hsing-Chih Chang Chien, Hung-Chih Ou, Tung-Chieh Chen, Ta-Yu Kuan, Yao-Wen Chang:
Double patterning lithography-aware analog placement. DAC 2013: 4:1-4:6
[c141]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/OuCC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/OuCC13
Hung-Chih Ou, Hsing-Chih Chang Chien, Yao-Wen Chang:
Simultaneous analog placement and routing with current flow and current density considerations. DAC 2013: 5:1-5:6
[c140]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/HoOCT13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/HoOCT13
Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang, Hui-Fang Tsao:
Coupling-aware length-ratio-matching routing for capacitor arrays in analog integrated circuits. DAC 2013: 6:1-6:6
[c139]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/LinBC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LinBC13
Tzu-Hen Lin, Pritha Banerjee, Yao-Wen Chang:
An efficient and effective analytical placer for FPGAs. DAC 2013: 10:1-10:6
[c138]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/FangLC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/FangLC13
Shao-Yun Fang, Iou-Jen Liu, Yao-Wen Chang:
Stitch-aware routing for multiple e-beam lithography. DAC 2013: 25:1-25:6
[c137]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/HoC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/HoC13
Yuan-Kai Ho, Yao-Wen Chang:
Multiple chip planning for chip-interposer codesign. DAC 2013: 27:1-27:6
[c136]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/HsuCHCC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/HsuCHCC13
Meng-Kai Hsu, Yi-Fang Chen, Chau-Chin Huang, Tung-Chieh Chen, Yao-Wen Chang:
Routability-driven placement for hierarchical mixed-size circuit designs. DAC 2013: 151:1-151:6
[c135]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/FangLLC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/FangLLC13
Shao-Yun Fang, Chung-Wei Lin, Guang-Wan Liao, Yao-Wen Chang:
Simultaneous OPC- and CMP-aware routing based on accurate closed-form modeling. ISPD 2013: 77-84
2012
[j73]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/FangCC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/FangCC12
Shao-Yun Fang, Szu-Yu Chen, Yao-Wen Chang:
Native-Conflict and Stitch-Aware Wire Perturbation for Double Patterning Technology. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(5): 703-716 (2012)
[j72]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LinLCST12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LinLCST12
Chung-Wei Lin, Po-Wei Lee, Yao-Wen Chang, Chin-Fang Shen, Wei-Chih Tseng:
An Efficient Pre-Assignment Routing Algorithm for Flip-Chip Designs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(6): 878-889 (2012)
[j71]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/HsuC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/HsuC12
Meng-Kai Hsu, Yao-Wen Chang:
Unified Analytical Global Placement for Large-Scale Mixed-Size Circuit Designs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(9): 1366-1378 (2012)
[j70]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ShihC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ShihC12
Xin-Wei Shih, Yao-Wen Chang:
Fast Timing-Model Independent Buffered Clock-Tree Synthesis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(9): 1393-1404 (2012)
[j69]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/HoJC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/HoJC12
Kuan-Hsien Ho, Jie-Hong Roland Jiang, Yao-Wen Chang:
TRECO: Dynamic Technology Remapping for Timing Engineering Change Orders. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(11): 1723-1733 (2012)
[j68]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChangJC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChangJC12
Hua-Yu Chang, Iris Hui-Ru Jiang, Yao-Wen Chang:
Timing ECO Optimization Via Bézier Curve Smoothing and Fixability Identification. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(12): 1857-1866 (2012)
[c134]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/OuCC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/OuCC12
Hung-Chih Ou, Hsing-Chih Chang Chien, Yao-Wen Chang:
Non-uniform multilevel analog routing with matching constraints. DAC 2012: 549-554
[c133]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChouHC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChouHC12
Sheng Chou, Meng-Kai Hsu, Yao-Wen Chang:
Structure-aware placement for datapath-intensive circuit designs. DAC 2012: 762-767
[c132]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChangJC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChangJC12
Hua-Yu Chang, Iris Hui-Ru Jiang, Yao-Wen Chang:
Timing ECO optimization using metal-configurable gate-array spare cells. DAC 2012: 802-807
[c131]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/LeeC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LeeC12
Hsu-Chieh Lee, Yao-Wen Chang:
A chip-package-board co-design methodology. DAC 2012: 1082-1087
[c130]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/LeeLHCCLS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LeeLHCCLS12
Po-Wei Lee, Hsu-Chieh Lee, Yuan-Kai Ho, Yao-Wen Chang, Chen-Feng Chang, I-Jye Lin, Chin-Fang Shen:
Obstacle-avoiding free-assignment routing for flip-chip designs. DAC 2012: 1088-1093
[c129]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/FangC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/FangC12
Shao-Yun Fang, Yao-Wen Chang:
Simultaneous flare level and flare variation minimization with dummification in EUVL. DAC 2012: 1179-1184
[c128]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/FangCC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/FangCC12
Shao-Yun Fang, Yao-Wen Chang, Wei-Yu Chen:
A novel layout decomposition algorithm for triple patterning lithography. DAC 2012: 1185-1190
[c127]
- view
  authority control:
- export record
  dblp key:
  - conf/date/JuanCMC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/JuanCMC12
Da-Cheng Juan, Yi-Lin Chuang, Diana Marculescu, Yao-Wen Chang:
Statistical thermal modeling and optimization considering leakage power variations. DATE 2012: 605-610
[c126]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/FangCC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/FangCC12
Shao-Yun Fang, Wei-Yu Chen, Yao-Wen Chang:
Graph-based subfield scheduling for electron-beam photomask fabrication. ISPD 2012: 9-16
2011
[j67]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/SaxenaC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/SaxenaC11
Prashant Saxena, Yao-Wen Chang:
Guest Editorial. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(2): 165-166 (2011)
[j66]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/HsuCN11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/HsuCN11
Chin-Hsiung Hsu, Yao-Wen Chang, Sani R. Nassif:
Simultaneous Layout Migration and Decomposition for Double Patterning Technology. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(2): 284-294 (2011)
[j65]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LinZWC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LinZWC11
Mark Po-Hung Lin, Hongbo Zhang, Martin D. F. Wong, Yao-Wen Chang:
Thermal-Driven Analog Placement Considering Device Matching. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(3): 325-336 (2011)
[j64]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LinC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LinC11
Cliff Chiung-Yu Lin, Yao-Wen Chang:
Cross-Contamination Aware Design Methodology for Pin-Constrained Digital Microfluidic Biochips. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(6): 817-828 (2011)
[j63]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChuangLC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChuangLC11
Yi-Lin Chuang, Po-Wei Lee, Yao-Wen Chang:
Voltage-Drop Aware Analytical Placement by Global Power Spreading for Mixed-Size Circuit Designs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(11): 1649-1662 (2011)
[j62]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChuangKSC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChuangKSC11
Yi-Lin Chuang, Sangmin Kim, Youngsoo Shin, Yao-Wen Chang:
Pulsed-Latch Aware Placement for Timing-Integrity Optimization. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(12): 1856-1869 (2011)
[c125]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChangJC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChangJC11
Hua-Yu Chang, Iris Hui-Ru Jiang, Yao-Wen Chang:
Simultaneous functional and timing ECO. DAC 2011: 140-145
[c124]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/HsuCB11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/HsuCB11
Meng-Kai Hsu, Yao-Wen Chang, Valeriy Balabanov:
TSV-aware analytical placement for 3D IC designs. DAC 2011: 664-669
[c123]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/HsuCLC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/HsuCLC11
Meng-Kai Hsu, Sheng Chou, Tzu-Hen Lin, Yao-Wen Chang:
Routability-driven analytical placement for mixed-size circuit designs. ICCAD 2011: 80-84
[c122]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChuangLHCM11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChuangLHCM11
Yi-Lin Chuang, Hong-Ting Lin, Tsung-Yi Ho, Yao-Wen Chang, Diana Marculescu:
PRICE: Power reduction by placement and clock-network co-synthesis for pulsed-latch designs. ICCAD 2011: 85-90
[c121]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/HoLC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/HoLC11
Yuan-Kai Ho, Hsu-Chieh Lee, Yao-Wen Chang:
Escape routing for staggered-pin-array PCBs. ICCAD 2011: 306-309
[c120]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/TsaoCHCLCL11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/TsaoCHCLCL11
Hui-Fang Tsao, Pang-Yen Chou, Shih-Lun Huang, Yao-Wen Chang, Mark Po-Hung Lin, Duan-Ping Chen, Dick Liu:
A corner stitching compliant B^∗-tree representation and its applications to analog placement. ICCAD 2011: 507-511
[c119]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChouOC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChouOC11
Pang-Yen Chou, Hung-Chih Ou, Yao-Wen Chang:
Heterogeneous B^∗-trees for analog placement with symmetry and regularity considerations. ICCAD 2011: 512-516
[c118]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChangJC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChangJC11
Hua-Yu Chang, Iris Hui-Ru Jiang, Yao-Wen Chang:
Timing ECO optimization via Bézier curve smoothing and fixability identification. ICCAD 2011: 742-746
[c117]
- view
  authority control:
- export record
  dblp key:
  - conf/slip/YuhLHHYC11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/slip/YuhLHHYC11
Ping-Hung Yuh, Cliff Chiung-Yu Lin, Tsung-Wei Huang, Tsung-Yi Ho, Chia-Lin Yang, Yao-Wen Chang:
A SAT-based routing algorithm for cross-referencing biochips. SLIP 2011: 1-7
[e3]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/2011
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/2011
Yao-Wen Chang, Jiang Hu:
Proceedings of the 2011 International Symposium on Physical Design, ISPD 2011, Santa Barbara, California, USA, March 27-30, 2011. ACM 2011, ISBN 978-1-4503-0550-1 [contents]
2010
[j61]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/ejwcn/TangC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ejwcn/TangC10
Jaw-Luen Tang, Yao-Wen Chang:
Design of an Omnidirectional Multibeam Transmitter for High-Speed Indoor Wireless Communications. EURASIP J. Wirel. Commun. Netw. 2010 (2010)
[j60]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChenLC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChenLC10
Tai-Chen Chen, Guang-Wan Liao, Yao-Wen Chang:
Predictive Formulae for OPC With Applications to Lithography-Friendly Routing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29(1): 40-50 (2010)
[j59]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/HsuCC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/HsuCC10
Chin-Hsiung Hsu, Huang-Yu Chen, Yao-Wen Chang:
Multilayer Global Routing With Via and Wire Capacity Considerations. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29(5): 685-696 (2010)
[j58]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/HoCFC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/HoCFC10
Kuan-Hsien Ho, Yen-Pin Chen, Jia-Wei Fang, Yao-Wen Chang:
ECO Timing Optimization Using Spare Cells and Technology Remapping. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29(5): 697-710 (2010)
[j57]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/FangC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/FangC10
Jia-Wei Fang, Yao-Wen Chang:
Area-I/O Flip-Chip Routing for Chip-Package Co-Design Considering Signal Skews. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29(5): 711-721 (2010)
[j56]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LinC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LinC10
Cliff Chiung-Yu Lin, Yao-Wen Chang:
ILP-Based Pin-Count Aware Design Methodology for Microfluidic Biochips. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29(9): 1315-1327 (2010)
[c116]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/FalkensternXCW10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/FalkensternXCW10
Paul Falkenstern, Yuan Xie, Yao-Wen Chang, Yu Wang:
Three-dimensional integrated circuits (3D IC) floorplan and power/ground network co-synthesis. ASP-DAC 2010: 169-174
[c115]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/HoJC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/HoJC10
Kuan-Hsien Ho, Jie-Hong R. Jiang, Yao-Wen Chang:
TRECO: dynamic technology remapping for timing engineering change orders. ASP-DAC 2010: 331-336
[c114]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ShihCHC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ShihCHC10
Xin-Wei Shih, Chung-Chun Cheng, Yuan-Kai Ho, Yao-Wen Chang:
Blockage-avoiding buffered clock-tree synthesis for clock latency-range and skew minimization. ASP-DAC 2010: 395-400
[c113]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ShihC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ShihC10
Xin-Wei Shih, Yao-Wen Chang:
Fast timing-model independent buffered clock-tree synthesis. DAC 2010: 80-85
[c112]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChuangKSC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChuangKSC10
Yi-Lin Chuang, Sangmin Kim, Youngsoo Shin, Yao-Wen Chang:
Pulsed-latch aware placement for timing-integrity optimization. DAC 2010: 280-285
[c111]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/LinC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LinC10
Cliff Chiung-Yu Lin, Yao-Wen Chang:
Cross-contamination aware design methodology for pin-constrained digital microfluidic biochips. DAC 2010: 641-646
[c110]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/HsuCN10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/HsuCN10
Chin-Hsiung Hsu, Yao-Wen Chang, Sani R. Nassif:
Template-mask design methodology for double patterning technology. ICCAD 2010: 107-111
[c109]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/FangCC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/FangCC10
Shao-Yun Fang, Tzuo-Fan Chien, Yao-Wen Chang:
Redundant-wires-aware ECO timing and mask cost optimization. ICCAD 2010: 381-386
[c108]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/LeeCL10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/LeeCL10
Hsu-Chieh Lee, Yao-Wen Chang, Po-Wei Lee:
Recent research development in flip-chip routing. ICCAD 2010: 404-410
[c107]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ShihLHC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ShihLHC10
Xin-Wei Shih, Hsu-Chieh Lee, Kuan-Hsien Ho, Yao-Wen Chang:
High variation-tolerant obstacle-avoiding clock mesh synthesis with symmetrical driving trees. ICCAD 2010: 452-457
[c106]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChenC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChenC10
Szu-Yu Chen, Yao-Wen Chang:
Native-conflict-aware wire perturbation for double patterning technology. ICCAD 2010: 556-561
[c105]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/HsuC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/HsuC10
Meng-Kai Hsu, Yao-Wen Chang:
Unified analytical global placement for large-scale mixed-size circuit designs. ICCAD 2010: 657-662
[c104]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChuangNACRV10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChuangNACRV10
Yi-Lin Chuang, Gi-Joon Nam, Charles J. Alpert, Yao-Wen Chang, Jarrod A. Roy, Natarajan Viswanathan:
Design-hierarchy aware mixed-size placement for routability optimization. ICCAD 2010: 663-668
[c103]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/HuangLC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/HuangLC10
Shih-Lun Huang, Chung-Wei Lin, Yao-Wen Chang:
Efficient provably good OPC modeling and its applications to interconnect optimization. ICCD 2010: 336-341
[c102]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/ChenCC10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/ChenCC10
Huang-Yu Chen, Szu-Jui Chou, Yao-Wen Chang:
Density gradient minimization with coupling-constrained dummy fill for CMP control. ISPD 2010: 105-111
[e2]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/2010
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/2010
Prashant Saxena, Yao-Wen Chang:
Proceedings of the 2010 International Symposium on Physical Design, ISPD 2010, San Francisco, California, USA, March 14-17, 2010. ACM 2010, ISBN 978-1-60558-920-6 [contents]

2000 – 2009

see FAQ

What is the meaning of the colors in the publication lists?

2009
[j55]
- view
  authority control:
- export record
  dblp key:
  - journals/imt/ChangJC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/imt/ChangJC09
Yao-Wen Chang, Zhe-Wei Jiang, Tung-Chieh Chen:
Essential Issues in Analytical Placement Algorithms. Inf. Media Technol. 4(4): 815-836 (2009)
[j54]
- view
  authority control:
- export record
  dblp key:
  - journals/ipsj/ChangJC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ipsj/ChangJC09
Yao-Wen Chang, Zhe-Wei Jiang, Tung-Chieh Chen:
Essential Issues in Analytical Placement Algorithms. IPSJ Trans. Syst. LSI Des. Methodol. 2: 145-166 (2009)
[j53]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/FangHC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/FangHC09
Jia-Wei Fang, Chin-Hsiung Hsu, Yao-Wen Chang:
An Integer-Linear-Programming-Based Routing Algorithm for Flip-Chip Designs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 28(1): 98-110 (2009)
[j52]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChenCWC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChenCWC09
Huang-Yu Chen, Szu-Jui Chou, Sheng-Lung Wang, Yao-Wen Chang:
A Novel Wire-Density-Driven Full-Chip Routing System for CMP Variation Control. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 28(2): 193-206 (2009)
[j51]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LeeLC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LeeLC09
Wan-Ping Lee, Hung-Yi Liu, Yao-Wen Chang:
Voltage-Island Partitioning and Floorplanning Under Timing Constraints. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 28(5): 690-702 (2009)
[j50]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LinCL09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LinCL09
Mark Po-Hung Lin, Yao-Wen Chang, Shyh-Chang Lin:
Analog Placement Based on Symmetry-Island Formulation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 28(6): 791-804 (2009)
[j49]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/YuhSYC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/YuhSYC09
Ping-Hung Yuh, Sachin S. Sapatnekar, Chia-Lin Yang, Yao-Wen Chang:
A Progressive-ILP-Based Routing Algorithm for the Synthesis of Cross-Referencing Biochips. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 28(9): 1295-1306 (2009)
[j48]
- view
  authority control:
- export record
  dblp key:
  - journals/todaes/YuhYC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/YuhYC09
Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang:
T-trees: A tree-based representation for temporal and three-dimensional floorplanning. ACM Trans. Design Autom. Electr. Syst. 14(4): 51:1-51:28 (2009)
[c101]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ChenHC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ChenHC09
Huang-Yu Chen, Chin-Hsiung Hsu, Yao-Wen Chang:
High-performance global routing with fast overflow reduction. ASP-DAC 2009: 582-587
[c100]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/LinC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LinC09
Cliff Chiung-Yu Lin, Yao-Wen Chang:
ILP-based pin-count aware design methodology for microfluidic biochips. DAC 2009: 258-263
[c99]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/FangWC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/FangWC09
Jia-Wei Fang, Martin D. F. Wong, Yao-Wen Chang:
Flip-chip routing with unified area-I/O pad assignments for package-board co-design. DAC 2009: 336-339
[c98]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/JiangHCC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/JiangHCC09
Zhe-Wei Jiang, Meng-Kai Hsu, Yao-Wen Chang, Kai-Yuan Chao:
Spare-cell-aware multilevel analytical placement. DAC 2009: 430-435
[c97]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/LinZWC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LinZWC09
Mark Po-Hung Lin, Hongbo Zhang, Martin D. F. Wong, Yao-Wen Chang:
Thermal-driven analog placement considering device matching. DAC 2009: 593-598
[c96]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChienCLCLCTT09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChienCLCLCTT09
Tzuo-Fan Chien, Wen-Chi Chao, James Chien-Mo Li, Yao-Wen Chang, Kuan-Yu Liao, Ming-Tung Chang, Min-Hsiu Tsai, Chih-Mou Tseng:
BIST design optimization for large-scale embedded memory cores. ICCAD 2009: 197-200
[c95]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/LeeLCST09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/LeeLCST09
Po-Wei Lee, Chung-Wei Lin, Yao-Wen Chang, Chin-Fang Shen, Wei-Chih Tseng:
An efficient pre-assignment routing algorithm for flip-chip designs. ICCAD 2009: 239-244
[c94]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/HsuCN09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/HsuCN09
Chin-Hsiung Hsu, Yao-Wen Chang, Sani R. Nassif:
Simultaneous layout migration and decomposition for double patterning technology. ICCAD 2009: 595-600
[c93]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChuangLC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChuangLC09
Yi-Lin Chuang, Po-Wei Lee, Yao-Wen Chang:
Voltage-drop aware analytical placement by global power spreading for mixed-size circuit designs. ICCAD 2009: 666-673
[c92]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/LeeMC09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/LeeMC09
Wan-Ping Lee, Diana Marculescu, Yao-Wen Chang:
Post-floorplanning power/ground ring synthesis for multiple-supply-voltage designs. ISPD 2009: 5-12
2008
[j47]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChenCL08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChenCL08
Tung-Chieh Chen, Yao-Wen Chang, Shyh-Chang Lin:
A New Multilevel Framework for Large-Scale Interconnect-Driven Floorplanning. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(2): 286-294 (2008)
[j46]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LinCLCY08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LinCLCY08
Chung-Wei Lin, Szu-Yu Chen, Chi-Feng Li, Yao-Wen Chang, Chia-Lin Yang:
Obstacle-Avoiding Rectilinear Steiner Tree Construction Based on Spanning Graphs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(4): 643-653 (2008)
[j45]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChenCC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChenCC08
Tung-Chieh Chen, Yi-Lin Chuang, Yao-Wen Chang:
Effective Wire Models for X-Architecture Placement. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(4): 654-658 (2008)
[j44]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChenCCCH08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChenCCCH08
Huang-Yu Chen, Mei-Fang Chiang, Yao-Wen Chang, Lumdo Chen, Brian Han:
Full-Chip Routing Considering Double-Via Insertion. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(5): 844-857 (2008)
[j43]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/JiangC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/JiangC08
Zhe-Wei Jiang, Yao-Wen Chang:
An Optimal Network-Flow-Based Simultaneous Diode and Jumper Insertion Algorithm for Antenna Fixing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(6): 1055-1065 (2008)
[j42]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChenJHCC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChenJHCC08
Tung-Chieh Chen, Zhe-Wei Jiang, Tien-Chang Hsu, Hsin-Chen Chen, Yao-Wen Chang:
NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs With Preplaced Blocks and Density Constraints. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(7): 1228-1240 (2008)
[j41]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LiuLLCCKYC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LiuLLCCKYC08
Chih-Hung Liu, Hung-Yi Liu, Chung-Wei Lin, Szu-Jui Chou, Yao-Wen Chang, Sy-Yen Kuo, Shih-Yi Yuan, Yu-Wei Chen:
An Efficient Graph-Based Algorithm for ESD Current Path Analysis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(8): 1363-1375 (2008)
[j40]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChenYCHL08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChenYCHL08
Tung-Chieh Chen, Ping-Hung Yuh, Yao-Wen Chang, Fwu-Juh Huang, Tien-Yueh Liu:
MP-Trees: A Packing-Based Macro Placement Algorithm for Modern Mixed-Size Designs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(9): 1621-1634 (2008)
[j39]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/YuhYC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/YuhYC08
Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang:
BioRoute: A Network-Flow-Based Routing Algorithm for the Synthesis of Digital Microfluidic Biochips. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(11): 1928-1941 (2008)
[j38]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LinHHLC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LinHHLC08
Chung-Wei Lin, Shih-Lun Huang, Kai-Chi Hsu, Meng-Xiang Lee, Yao-Wen Chang:
Multilayer Obstacle-Avoiding Rectilinear Steiner Tree Construction Based on Spanning Graphs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(11): 2007-2016 (2008)
[j37]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChenCPC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChenCPC08
Tung-Chieh Chen, Minsik Cho, David Z. Pan, Yao-Wen Chang:
Metal-Density-Driven Placement for CMP Variation and Routability. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(12): 2145-2155 (2008)
[c91]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/JiangSC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/JiangSC08
Zhe-Wei Jiang, Bor-Yiing Su, Yao-Wen Chang:
Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs. DAC 2008: 167-172
[c90]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/YuhSYC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/YuhSYC08
Ping-Hung Yuh, Sachin S. Sapatnekar, Chia-Lin Yang, Yao-Wen Chang:
A progressive-ILP based routing algorithm for cross-referencing biochips. DAC 2008: 284-289
[c89]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChenLC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChenLC08
Tai-Chen Chen, Guang-Wan Liao, Yao-Wen Chang:
Predictive formulae for OPC with applications to lithography-friendly routing. DAC 2008: 510-515
[c88]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChenCCC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChenCCC08
Hsin-Chen Chen, Yi-Lin Chuang, Yao-Wen Chang, Yung-Chung Chang:
Constraint graph-based macro placement for modern mixed-size circuit designs. ICCAD 2008: 218-223
[c87]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/HsuCC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/HsuCC08
Chin-Hsiung Hsu, Huang-Yu Chen, Yao-Wen Chang:
Multi-layer global routing considering via and wire capacities. ICCAD 2008: 350-355
[c86]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/FangHC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/FangHC08
Jia-Wei Fang, Kuan-Hsien Ho, Yao-Wen Chang:
Routing for chip-package-board co-design considering differential pairs. ICCAD 2008: 512-517
[c85]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/FangC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/FangC08
Jia-Wei Fang, Yao-Wen Chang:
Area-I/O flip-chip routing for chip-package co-design. ICCAD 2008: 518-522
[c84]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/ChenCPC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/ChenCPC08
Tung-Chieh Chen, Minsik Cho, David Z. Pan, Yao-Wen Chang:
Metal-density driven placement for cmp variation and routability. ISPD 2008: 31-38
[e1]
- view
- export record
  dblp key:
  - conf/fpt/2008
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/2008
Tarek A. El-Ghazawi, Yao-Wen Chang, Juinn-Dar Huang, Proshanta Saha:
2008 International Conference on Field-Programmable Technology, FPT 2008, Taipei, Taiwan, December 7-10, 2008. IEEE 2008, ISBN 978-1-4244-2796-3 [contents]
[r2]
- view
  authority control:
- export record
  dblp key:
  - reference/crc/ChenC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/reference/crc/ChenC08
Tung-Chieh Chen, Yao-Wen Chang:
Packing Floorplan Representations. Handbook of Algorithms for Physical Design Automation 2008
[r1]
- view
  authority control:
- export record
  dblp key:
  - reference/crc/KohYC08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/reference/crc/KohYC08
Cheng-Kok Koh, Evangeline F. Y. Young, Yao-Wen Chang:
Global Interconnect Planning. Handbook of Algorithms for Physical Design Automation 2008
2007
[b1]
- view
  authority control:
- export record
  dblp key:
  - books/daglib/0035473
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/books/daglib/0035473
Tsung-Yi Ho, Yao-Wen Chang, Sao-Jie Chen:
Full-Chip Nanometer Routing Techniques. Analog Circuits and Signal Processing, Springer 2007, ISBN 978-1-4020-6194-3, pp. I-XI, 1-102
[j36]
- view
  authority control:
- export record
  dblp key:
  - journals/jetc/YuhYC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jetc/YuhYC07
Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang:
Placement of defect-tolerant digital microfluidic biochips using the T-tree formulation. ACM J. Emerg. Technol. Comput. Syst. 3(3): 13 (2007)
[j35]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LiuC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LiuC07
Chen-Wei Liu, Yao-Wen Chang:
Power/Ground Network and Floorplan Cosynthesis for Fast Design Convergence. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(4): 693-704 (2007)
[j34]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/SuCH07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/SuCH07
Bor-Yiing Su, Yao-Wen Chang, Jiang Hu:
An Exact Jumper-Insertion Algorithm for Antenna Violation Avoidance/Fixing Considering Routing Obstacles. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(4): 719-733 (2007)
[j33]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChenC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChenC07
Tai-Chen Chen, Yao-Wen Chang:
Multilevel Full-Chip Gridless Routing With Applications to Optical-Proximity Correction. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(6): 1041-1053 (2007)
[j32]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/FangLCW07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/FangLCW07
Jia-Wei Fang, I-Jye Lin, Yao-Wen Chang, Jyh-Herng Wang:
A Network-Flow-Based RDL Routing Algorithmz for Flip-Chip Design. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(8): 1417-1429 (2007)
[j31]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LeeCY07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LeeCY07
Hsun-Cheng Lee, Yao-Wen Chang, Hannah Honghua Yang:
MB^ast-Tree: A Multilevel Floorplanner for Large-Scale Building-Module Design. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(8): 1430-1444 (2007)
[j30]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LiCLSC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LiCLSC07
Katherine Shu-Min Li, Yao-Wen Chang, Chung-Len Lee, Chauchin Su, Jwu E. Chen:
Multilevel Full-Chip Routing With Testability and Yield Enhancement. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(9): 1625-1636 (2007)
[j29]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/SuC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/SuC07
Bor-Yiing Su, Yao-Wen Chang:
An Optimal Jumper-Insertion Algorithm for Antenna Avoidance/Fixing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(10): 1818-1829 (2007)
[j28]
- view
  authority control:
- export record
  dblp key:
  - journals/todaes/YuhYC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/YuhYC07
Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang:
Temporal floorplanning using the three-dimensional transitive closure subGraph. ACM Trans. Design Autom. Electr. Syst. 12(4): 37 (2007)
[c83]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/LinTLCWC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/LinTLCWC07
Chung-Wei Lin, Ming-Chao Tsai, Kuang-Yao Lee, Tai-Chen Chen, Ting-Chi Wang, Yao-Wen Chang:
Recent Research and Emerging Challenges in Physical Design for Manufacturability/Reliability. ASP-DAC 2007: 238-243
[c82]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChenYCHL07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChenYCHL07
Tung-Chieh Chen, Ping-Hung Yuh, Yao-Wen Chang, Fwu-Juh Huang, Denny Liu:
MP-trees: A Packing-Based Macro Placement Algorithm for Mixed-Size Designs. DAC 2007: 447-452
[c81]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/FangHC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/FangHC07
Jia-Wei Fang, Chin-Hsiung Hsu, Yao-Wen Chang:
An Integer Linear Programming Based Routing Algorithm for Flip-Chip Design. DAC 2007: 606-611
[c80]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/LiuLC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LiuLC07
Hung-Yi Liu, Wan-Ping Lee, Yao-Wen Chang:
A Provably Good Approximation Algorithm for Power Optimization Using Multiple Supply Voltages. DAC 2007: 887-890
[c79]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/LinC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/LinC07
I-Jye Lin, Yao-Wen Chang:
An efficient algorithm for statistical circuit optimization using Lagrangian relaxation. ICCAD 2007: 119-124
[c78]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/LinHHLC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/LinHHLC07
Chung-Wei Lin, Shih-Lun Huang, Kai-Chi Hsu, Meng-Xiang Li, Yao-Wen Chang:
Efficient multi-layer obstacle-avoiding rectilinear Steiner tree construction. ICCAD 2007: 380-385
[c77]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChenFC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChenFC07
Yen-Pin Chen, Jia-Wei Fang, Yao-Wen Chang:
ECO timing optimization using spare cells. ICCAD 2007: 530-535
[c76]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/LeeLC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/LeeLC07
Wan-Ping Lee, Hung-Yi Liu, Yao-Wen Chang:
An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning. ICCAD 2007: 650-655
[c75]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/YuhYC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/YuhYC07
Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang:
BioRoute: a network-flow based routing algorithm for digital microfluidic biochips. ICCAD 2007: 752-757
[c74]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChenCWC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChenCWC07
Huang-Yu Chen, Szu-Jui Chou, Sheng-Lung Wang, Yao-Wen Chang:
Novel wire density driven full-chip routing for CMP variation control. ICCAD 2007: 831-838
[c73]
- view
  authority control:
- export record
  dblp key:
  - conf/icmcs/ChienSKYCKC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icmcs/ChienSKYCKC07
Shao-Yi Chien, Chi-Sheng Shih, Mong-Kai Ku, Chia-Lin Yang, Yao-Wen Chang, Tei-Wei Kuo, Liang-Gee Chen:
3D Video Applications and Intelligent Video Surveillance Camera and its VLSI Design. ICME 2007: 9
[c72]
- view
  authority control:
- export record
  dblp key:
  - conf/islped/LiYYC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/LiYYC07
Chi-Feng Li, Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang:
Post-placement leakage optimization for partially dynamically reconfigurable FPGAs. ISLPED 2007: 92-97
[c71]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/ChenCC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/ChenCC07
Tung-Chieh Chen, Yi-Lin Chuang, Yao-Wen Chang:
X-architecture placement based on effective wire models. ISPD 2007: 87-94
[c70]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/LinCLCY07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/LinCLCY07
Chung-Wei Lin, Szu-Yu Chen, Chi-Feng Li, Yao-Wen Chang, Chia-Lin Yang:
Efficient obstacle-avoiding rectilinear steiner tree construction. ISPD 2007: 127-134
[c69]
- view
  authority control:
- export record
  dblp key:
  - conf/patmos/HsuCJC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/patmos/HsuCJC07
Chin-Hsiung Hsu, Szu-Jui Chou, Jie-Hong Roland Jiang, Yao-Wen Chang:
A Statistical Approach to the Timing-Yield Optimization of Pipeline Circuits. PATMOS 2007: 148-159
[c68]
- view
  authority control:
- export record
  dblp key:
  - conf/slip/LinLC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/slip/LinLC07
I-Jye Lin, Tsui-Yee Ling, Yao-Wen Chang:
Statistical circuit optimization considering device andinterconnect process variations. SLIP 2007: 47-54
[c67]
- view
  authority control:
- export record
  dblp key:
  - conf/socc/ChangC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/ChangC07
Chen-Feng Chang, Yao-Wen Chang:
X-Route: An X-architecture full-chip multilevel router. SoCC 2007: 229-232
[p1]
- view
  authority control:
- export record
  dblp key:
  - books/sp/07/ChenJHCC07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/books/sp/07/ChenJHCC07
Tung-Chieh Chen, Zhe-Wei Jiang, Tien-Chang Hsu, Hsin-Chen Chen, Yao-Wen Chang:
NTUplace3: An Analytical Placer for Large-Scale Mixed-Size Designs. Modern Circuit Placement 2007: 289-309
2006
[j27]
- view
  authority control:
- export record
  dblp key:
  - journals/integration/HoCC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/HoCC06
Tsung-Yi Ho, Yao-Wen Chang, Sao-Jie Chen:
Multilevel routing with jumper insertion for antenna avoidance. Integr. 39(4): 420-432 (2006)
[j26]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChenC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChenC06
Tung-Chieh Chen, Yao-Wen Chang:
Modern Floorplanning Based on B^*-Tree and Fast Simulated Annealing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(4): 637-650 (2006)
[j25]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/TuCJ06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/TuCJ06
Shang-Wei Tu, Yao-Wen Chang, Jing-Yang Jou:
RLC Coupling-Aware Simulation and On-Chip Bus Encoding for Delay Reduction. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(10): 2258-2264 (2006)
[j24]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LiSCLC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LiSCLC06
Katherine Shu-Min Li, Chauchin Su, Yao-Wen Chang, Chung-Len Lee, Jwu E. Chen:
IEEE Standard 1500 Compatible Interconnect Diagnosis for Delay and Crosstalk Faults. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(11): 2513-2525 (2006)
[j23]
- view
  authority control:
- export record
  dblp key:
  - journals/todaes/JiangPCJ06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/JiangPCJ06
Iris Hui-Ru Jiang, Song-Ra Pan, Yao-Wen Chang, Jing-Yang Jou:
Reliable crosstalk-driven interconnect optimization. ACM Trans. Design Autom. Electr. Syst. 11(1): 88-103 (2006)
[c66]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/PengCCW06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/PengCCW06
Chih-Yang Peng, Wen-Chang Chao, Yao-Wen Chang, Jyh-Herng Wang:
Simultaneous block and I/O buffer floorplanning for flip-chip design. ASP-DAC 2006: 213-218
[c65]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/LiCSLC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/LiCSLC06
Katherine Shu-Min Li, Yao-Wen Chang, Chauchin Su, Chung-Len Lee, Jwu E. Chen:
IEEE standard 1500 compatible interconnect diagnosis for delay and crosstalk faults. ASP-DAC 2006: 366-371
[c64]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ChenCL06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ChenCL06
Tai-Chen Chen, Yao-Wen Chang, Shyh-Chang Lin:
A novel framework for multilevel full-chip gridless routing. ASP-DAC 2006: 636-641
[c63]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChenCCCH06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChenCCCH06
Huang-Yu Chen, Mei-Fang Chiang, Yao-Wen Chang, Lumdo Chen, Brian Han:
Novel full-chip gridless routing considering double-via insertion. DAC 2006: 755-760
[c62]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/YuhYC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/YuhYC06
Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang:
Placement of digital microfluidic biochips using the t-tree formulation. DAC 2006: 931-934
[c61]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChenJHCC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChenJHCC06
Tung-Chieh Chen, Zhe-Wei Jiang, Tien-Chang Hsu, Hsin-Chen Chen, Yao-Wen Chang:
A high-quality mixed-size analytical placer considering preplaced blocks and density constraints. ICCAD 2006: 187-192
[c60]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/LeeLC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/LeeLC06
Wan-Ping Lee, Hung-Yi Liu, Yao-Wen Chang:
Voltage island aware floorplanning for power and timing optimization. ICCAD 2006: 389-394
[c59]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/LiuLCTLCK06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/LiuLCTLCK06
Hung-Yi Liu, Chung-Wei Lin, Szu-Jui Chou, Wei-Ting Tu, Chih-Hung Liu, Yao-Wen Chang, Sy-Yen Kuo:
Current path analysis for electrostatic discharge protection. ICCAD 2006: 510-515
[c58]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/JiangC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/JiangC06
Zhe-Wei Jiang, Yao-Wen Chang:
An optimal simultaneous diode/jumper insertion algorithm for antenna fixing. ICCAD 2006: 669-674
[c57]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/LaiJCT06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/LaiJCT06
Chun-Ying Lai, Shyh-Kang Jeng, Yao-Wen Chang, Chia-Chun Tsai:
Inductance extraction for general interconnect structures. ISCAS 2006
[c56]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/SuCH06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/SuCH06
Bor-Yiing Su, Yao-Wen Chang, Jiang Hu:
An optimal jumper insertion algorithm for antenna avoidance/fixing on general routing trees with obstacles. ISPD 2006: 56-63
[c55]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/LiuC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/LiuC06
Chen-Wei Liu, Yao-Wen Chang:
Floorplan and power/ground network co-synthesis for fast design convergence. ISPD 2006: 86-93
[c54]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/JiangCHCC06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/JiangCHCC06
Zhe-Wei Jiang, Tung-Chieh Chen, Tien-Chang Hsu, Hsin-Chen Chen, Yao-Wen Chang:
NTUplace2: a hybrid placer using partitioning and analytical techniques. ISPD 2006: 215-217
2005
[j22]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/HoCCL05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/HoCCL05
Tsung-Yi Ho, Yao-Wen Chang, Sao-Jie Chen, D. T. Lee:
Crosstalk- and performance-driven multilevel full-chip routing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 24(6): 869-878 (2005)
[j21]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/LinC05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/LinC05
Jai-Ming Lin, Yao-Wen Chang:
TCG: A transitive closure graph-based representation for general floorplans. IEEE Trans. Very Large Scale Integr. Syst. 13(2): 288-292 (2005)
[c53]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/LinWCC05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/LinWCC05
Jai-Ming Lin, Guang-Ming Wu, Yao-Wen Chang, Jen-Hui Chuang:
Placement with symmetry constraints for analog layout design using TCG-S. ASP-DAC 2005: 1135-1137
[c52]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ChenC05a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ChenC05a
Tai-Chen Chen, Yao-Wen Chang:
Multilevel full-chip gridless routing considering optical proximity correction. ASP-DAC 2005: 1160-1163
[c51]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/WuuCC05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/WuuCC05
Jen-Yi Wuu, Tung-Chieh Chen, Yao-Wen Chang:
SoC test scheduling using the B-tree based floorplanning technique. ASP-DAC 2005: 1188-1191
[c50]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/SuC05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/SuC05
Bor-Yiing Su, Yao-Wen Chang:
An exact jumper insertion algorithm for antenna effect avoidance/fixing. DAC 2005: 325-328
[c49]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/HoCCC05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/HoCCC05
Tsung-Yi Ho, Chen-Feng Chang, Yao-Wen Chang, Sao-Jie Chen:
Multilevel full-chip routing for the X-based architecture. DAC 2005: 597-602
[c48]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChenCL05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChenCL05
Tung-Chieh Chen, Yao-Wen Chang, Shyh-Chang Lin:
IMF: interconnect-driven multilevel floorplanning for large-scale building-module designs. ICCAD 2005: 159-164
[c47]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/FangLYCW05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/FangLYCW05
Jia-Wei Fang, I-Jye Lin, Ping-Hung Yuh, Yao-Wen Chang, Jyh-Herng Wang:
A routing algorithm for flip-chip design. ICCAD 2005: 753-758
[c46]
- view
  authority control:
- export record
  dblp key:
  - conf/iscas/TuJC05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/TuJC05
Shang-Wei Tu, Jing-Yang Jou, Yao-Wen Chang:
RLC coupling-aware simulation for on-chip buses and their encoding for delay reduction. ISCAS (4) 2005: 4134-4137
[c45]
- view
  authority control:
- export record
  dblp key:
  - conf/islped/WuYYC05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/islped/WuYYC05
Yen-Wei Wu, Chia-Lin Yang, Ping-Hung Yuh, Yao-Wen Chang:
Joint exploration of architectural and physical design spaces with thermal consideration. ISLPED 2005: 123-126
[c44]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/ChenC05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/ChenC05
Tung-Chieh Chen, Yao-Wen Chang:
Modern floorplanning based on fast simulated annealing. ISPD 2005: 104-112
[c43]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/ChenHJC05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/ChenHJC05
Tung-Chieh Chen, Tien-Chang Hsu, Zhe-Wei Jiang, Yao-Wen Chang:
NTUplace: a ratio partitioning based placement algorithm for large-scale mixed-size designs. ISPD 2005: 236-238
[c42]
- view
  authority control:
- export record
  dblp key:
  - conf/rtcsa/ShihYKKCCC05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rtcsa/ShihYKKCCC05
Chi-Sheng Shih, Chia-Lin Yang, Mong-Kai Ku, Tei-Wei Kuo, Shao-Yi Chien, Yao-Wen Chang, Liang-Gee Chen:
Reconfigurable Platform for Content Science Research. RTCSA 2005: 481-486
[c41]
- view
  authority control:
- export record
  dblp key:
  - conf/slip/LiLCSC05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/slip/LiLCSC05
Katherine Shu-Min Li, Chung-Len Lee, Yao-Wen Chang, Chauchin Su, Jwu E. Chen:
Multilevel full-chip routing with testability and yield enhancement. SLIP 2005: 29-36
2004
[j20]
- view
  authority control:
- export record
  dblp key:
  - journals/integration/WuCC04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/WuCC04
Guang-Ming Wu, Mango Chia-Tso Chao, Yao-Wen Chang:
A clustering- and probability-based approach for time-multiplexed FPGA partitioning. Integr. 38(2): 245-265 (2004)
[j19]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/JiangCJC04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/JiangCJC04
Iris Hui-Ru Jiang, Yao-Wen Chang, Jing-Yang Jou, Kai-Yuan Chao:
Simultaneous floor plan and buffer-block optimization. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 23(5): 694-703 (2004)
[j18]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChangL04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChangL04
Yao-Wen Chang, Shih-Ping Lin:
MR: a new framework for multilevel full-chip routing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 23(5): 793-800 (2004)
[j17]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/LinC04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LinC04
Jai-Ming Lin, Yao-Wen Chang:
TCG-S: orthogonal coupling of P^*-admissible representations for general floorplans. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 23(6): 968-980 (2004)
[j16]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/ChenPC04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/ChenPC04
Tai-Chen Chen, Song-Ra Pan, Yao-Wen Chang:
Timing modeling and optimization under the transmission line model. IEEE Trans. Very Large Scale Integr. Syst. 12(1): 28-41 (2004)
[c40]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/TuJC04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/TuJC04
Shang-Wei Tu, Jing-Yang Jou, Yao-Wen Chang:
Layout techniques for on-chip interconnect inductance reduction. ASP-DAC 2004: 269-273
[c39]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/ChengC04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/ChengC04
Yi-Hui Cheng, Yao-Wen Chang:
Integrating buffer planning with floorplanning for simultaneous multi-objective optimization. ASP-DAC 2004: 624-627
[c38]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/YuhYCC04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/YuhYCC04
Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang, Hsin-Lung Chen:
Temporal floorplanning using 3D-subTCG. ASP-DAC 2004: 725-730
[c37]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/WuC04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/WuC04
Su-Wei Wu, Yao-Wen Chang:
Efficient power/ground network analysis for power integrity-driven design methodology. DAC 2004: 177-180
[c36]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/YuhYC04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/YuhYC04
Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang:
Temporal floorplanning using the T-tree formulation. ICCAD 2004: 300-305
[c35]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/WuC04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/WuC04
Meng-Chen Wu, Yao-Wen Chang:
Placement with Alignment and Performance Constraints Using the B*-Tree Representation. ICCD 2004: 568-571
[c34]
- no documents available
  - details & citations
- export record
  dblp key:
  - conf/iscas/TuJC04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/TuJC04
Shang-Wei Tu, Jing-Yang Jou, Yao-Wen Chang:
RLC effects on worst-case switching pattern for on-chip buses. ISCAS (2) 2004: 945-948
[c33]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/HoCC04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/HoCC04
Tsung-Yi Ho, Yao-Wen Chang, Sao-Jie Chen:
Multilevel routing with antenna avoidance. ISPD 2004: 34-40
[c32]
- view
  authority control:
- export record
  dblp key:
  - conf/socc/HoCC04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/socc/HoCC04
Tsung-Yi Ho, Yao-Wen Chang, Sao-Jie Chen:
Multilevel routing with jumper insertion for antenna avoidance. SoCC 2004: 63-66
2003
[j15]
- view
  authority control:
- export record
  dblp key:
  - journals/todaes/ChangZWWW03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/ChangZWWW03
Yao-Wen Chang, Kai Zhu, Guang-Ming Wu, D. F. Wong, C. K. Wong:
Analysis of FPGA/FPIC switch modules. ACM Trans. Design Autom. Electr. Syst. 8(1): 11-37 (2003)
[j14]
- view
  authority control:
- export record
  dblp key:
  - journals/todaes/WuCC03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/WuCC03
Guang-Ming Wu, Yun-Chih Chang, Yao-Wen Chang:
Rectilinear block placement using B^*-trees. ACM Trans. Design Autom. Electr. Syst. 8(2): 188-202 (2003)
[j13]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/LinCL03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/LinCL03
Jai-Ming Lin, Yao-Wen Chang, Shih-Ping Lin:
Corner sequence - a P-admissible floorplan representation with a worst case linear-time packing scheme. IEEE Trans. Very Large Scale Integr. Syst. 11(4): 679-686 (2003)
[c31]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/LiCC03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/LiCC03
Katherine Shu-Min Li, Yih-Huai Cherng, Yao-Wen Chang:
Noise-aware buffer planning for interconnect-driven floorplanning. ASP-DAC 2003: 423-426
[c30]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/JiangCJC03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/JiangCJC03
Iris Hui-Ru Jiang, Yao-Wen Chang, Jing-Yang Jou, Kai-Yuan Chao:
Simultaneous floorplanning and buffer block planning. ASP-DAC 2003: 431-434
[c29]
- view
  authority control:
- export record
  dblp key:
  - conf/aspdac/LinPC03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/aspdac/LinPC03
Jai-Ming Lin, Song-Ra Pan, Yao-Wen Chang:
Graph matching-based algorithms for array-based FPGA segmentation design and routing. ASP-DAC 2003: 851-854
[c28]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/LeeCHY03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LeeCHY03
Hsun-Cheng Lee, Yao-Wen Chang, Jer-Ming Hsu, Hannah Honghua Yang:
Multilevel floorplanning/placement for large-scale modules using B*-trees. DAC 2003: 812-817
[c27]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/HoCCL03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/HoCCL03
Tsung-Yi Ho, Yao-Wen Chang, Sao-Jie Chen, D. T. Lee:
A Fast Crosstalk- and Performance-Driven Multilevel Routing System. ICCAD 2003: 382-387
2002
[j12]
- view
  authority control:
- export record
  dblp key:
  - journals/tc/FanWC02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/FanWC02
Hongbing Fan, Yu-Liang Wu, Yao-Wen Chang:
Comment on Generic Universal Switch Blocks. IEEE Trans. Computers 51(1): 93-96 (2002)
[j11]
- view
  authority control:
- export record
  dblp key:
  - journals/todaes/WuLC02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/WuLC02
Guang-Ming Wu, Jai-Ming Lin, Yao-Wen Chang:
Performance-driven placement for dynamically reconfigurable FPGAs. ACM Trans. Design Autom. Electr. Syst. 7(4): 628-642 (2002)
[j10]
- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/LinCC02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/LinCC02
Jai-Ming Lin, Hsin-Lung Chen, Yao-Wen Chang:
Arbitrarily shaped rectilinear module placement using the transitive closure graph representation. IEEE Trans. Very Large Scale Integr. Syst. 10(6): 886-901 (2002)
[j9]
- view
  - electronic edition via DOI (open access)
  - details & citations
  authority control:
- export record
  dblp key:
  - journals/vlsi/LeeCCW02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/LeeCCW02
Yu-Min Lee, Charlie Chung-Ping Chen, Yao-Wen Chang, Martin D. F. Wong:
Simultaneous Buffer-sizing and Wire-sizing for Clock Trees Based on Lagrangian Relaxation. VLSI Design 15(3): 587-594 (2002)
[c26]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/LinC02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LinC02
Jai-Ming Lin, Yao-Wen Chang:
TCG-S: orthogonal coupling of P^*-admissible representations for general floorplans. DAC 2002: 842-847
[c25]
- view
  authority control:
- export record
  dblp key:
  - conf/date/LinCC02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/LinCC02
Jai-Ming Lin, Hsin-Lung Chen, Yao-Wen Chang:
Arbitrary Convex and Concave Rectilinear Module Packing Using TCG. DATE 2002: 69-75
[c24]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/LinC02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/LinC02
Shih-Ping Lin, Yao-Wen Chang:
A novel framework for multilevel routing considering routability and performance. ICCAD 2002: 44-50
[c23]
- view
  authority control:
- export record
  dblp key:
  - conf/isqed/ChangCJ02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isqed/ChangCJ02
Nicholas Chia-Yuan Chang, Yao-Wen Chang, Iris Hui-Ru Jiang:
Formulae for Performance Optimization and Their Applications to Interconnect-Driven Floorplanning. ISQED 2002: 523-528
2001
[j8]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ChangLW01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChangLW01
Yao-Wen Chang, Jai-Ming Lin, Martin D. F. Wong:
Matching-based algorithm for FPGA channel segmentation design. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 20(6): 784-791 (2001)
[j7]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/WuLC01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/WuLC01
Guang-Ming Wu, Jai-Ming Lin, Yao-Wen Chang:
Generic ILP-based approaches for time-multiplexed FPGA partitioning. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 20(10): 1266-1274 (2001)
[c22]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/LinC01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/LinC01
Jai-Ming Lin, Yao-Wen Chang:
TCG: A Transitive Closure Graph-Based Representation for Non-Slicing Floorplans. DAC 2001: 764-769
[c21]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/ChenPC01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/ChenPC01
Tai-Chen Chen, Song-Ra Pan, Yao-Wen Chang:
Performance Optimization By Wire and Buffer Sizing Under The Transmission Line Model. ICCD 2001: 192-198
[c20]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/WuLCC01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/WuLCC01
Guang-Ming Wu, Jai-Ming Lin, Mango Chia-Tso Chao, Yao-Wen Chang:
Generic ILP-Based Approaches for Dynamically Reconfigurable FPGA Partitioning. ICCD 2001: 335-347
[c19]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/WuLC01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/WuLC01
Guang-Ming Wu, Jai-Ming Lin, Yao-Wen Chang:
An Algorithm for Dynamically Reconfigurable FPGA Placement. ICCD 2001: 501-504
2000
[j6]
- view
  authority control:
- export record
  dblp key:
  - journals/tc/ShyuWCC00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/ShyuWCC00
Michael Shyu, Guang-Ming Wu, Yu-Dong Chang, Yao-Wen Chang:
Generic Universal Switch Blocks. IEEE Trans. Computers 49(4): 348-359 (2000)
[j5]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/JiangCJ00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/JiangCJ00
Iris Hui-Ru Jiang, Yao-Wen Chang, Jing-Yang Jou:
Crosstalk-driven interconnect optimization by simultaneous gate andwire sizing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 19(9): 999-1010 (2000)
[j4]
- view
  authority control:
- export record
  dblp key:
  - journals/todaes/ChangZW00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/ChangZW00
Yao-Wen Chang, Kai Zhu, D. F. Wong:
Timing-driven routing for symmetrical array-based FPGAs. ACM Trans. Design Autom. Electr. Syst. 5(3): 433-450 (2000)
[c18]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChangCWW00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChangCWW00
Yun-Chih Chang, Yao-Wen Chang, Guang-Ming Wu, Shu-Wei Wu:
B*-Trees: a new representation for non-slicing floorplans. DAC 2000: 458-463
[c17]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChangC00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChangC00
Yao-Wen Chang, Yu-Tsang Chang:
An architecture-driven metric for simultaneous placement and global routing for FPGAs. DAC 2000: 567-572
[c16]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/WuCC00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/WuCC00
Guang-Ming Wu, Yun-Chih Chang, Yao-Wen Chang:
Rectilinear Block Placement Using B*-Trees. ICCD 2000: 351-356
[c15]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/PanC00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/PanC00
Song-Ra Pan, Yao-Wen Chang:
Crosstalk-Constrained Performance Optimization by Using Wire Sizing and Perturbation. ICCD 2000: 581-584
[c14]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/JiangPCJ00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/JiangPCJ00
Iris Hui-Ru Jiang, Song-Ra Pan, Yao-Wen Chang, Jing-Yang Jou:
Optimal reliable crosstalk-driven interconnect optimization. ISPD 2000: 128-133

1990 – 1999

see FAQ

What is the meaning of the colors in the publication lists?

1999
[j3]
- view
  authority control:
- export record
  dblp key:
  - journals/tc/WuC99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/WuC99
Guang-Ming Wu, Yao-Wen Chang:
Quasi-Universal Switch Matrices for FPD Design. IEEE Trans. Computers 48(10): 1107-1122 (1999)
[c13]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/JiangJC99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/JiangJC99
Iris Hui-Ru Jiang, Jing-Yang Jou, Yao-Wen Chang:
Noise-Constrained Performance Optimization by Simultaneous Gate and Wire Sizing Based on Lagrangian Relaxation. DAC 1999: 90-95
[c12]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/WuSC99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/WuSC99
Guang-Ming Wu, Michael Shyu, Yao-Wen Chang:
Universal Switch Blocks for Three-Dimensional FPGA Design. FPGA 1999: 254
[c11]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChaoWJC99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChaoWJC99
Mango Chia-Tso Chao, Guang-Ming Wu, Iris Hui-Ru Jiang, Yao-Wen Chang:
A clustering- and probability-based approach for time-multiplexed FPGA partitioning. ICCAD 1999: 364-369
[c10]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/ShyuCWC99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/ShyuCWC99
Michael Shyu, Yu-Dong Chang, Guang-Ming Wu, Yao-Wen Chang:
Generic Universal Switch Blocks. ICCD 1999: 311-314
1998
[c9]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChangLW98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChangLW98
Yao-Wen Chang, Jai-Ming Lin, D. F. Wong:
Graph matching-based algorithms for FPGA segmentation design. ICCAD 1998: 34-39
[c8]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/ZhuCW98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/ZhuCW98
Kai Zhu, Yao-Wen Chang, D. F. Wong:
Timing-driven routing for symmetrical-array-based FPGAs. ICCD 1998: 628-633
[c7]
- view
  authority control:
- export record
  dblp key:
  - conf/ispd/WuC98
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ispd/WuC98
Guang-Ming Wu, Yao-Wen Chang:
Switch-matrix architecture and routing for FPDs. ISPD 1998: 158-163
1997
[j2]
- view
  authority control:
- export record
  dblp key:
  - journals/tcad/ThakurCWM97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ThakurCWM97
Shashidhar Thakur, Yao-Wen Chang, Martin D. F. Wong, S. Muthukrishnan:
Algorithms for an FPGA switch module routing problem with application to global routing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 16(1): 32-46 (1997)
1996
[j1]
- view
  authority control:
- export record
  dblp key:
  - journals/todaes/ChangWW96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/ChangWW96
Yao-Wen Chang, D. F. Wong, C. K. Wong:
Universal switch modules for FPGA design. ACM Trans. Design Autom. Electr. Syst. 1(1): 80-101 (1996)
[c6]
- view
  authority control:
- export record
  dblp key:
  - conf/dac/ChenCW96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dac/ChenCW96
Chung-Ping Chen, Yao-Wen Chang, D. F. Wong:
Fast Performance-Driven Optimization for Buffered Clock Trees Based on Lagrangian Relaxation. DAC 1996: 405-408
[c5]
- view
  authority control:
- export record
  dblp key:
  - conf/fpga/ChangWW96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/ChangWW96
Yao-Wen Chang, D. F. Wong, C. K. Wong:
Universal Switch-Module Design for Symmetric-Array-Based FPGAs. FPGA 1996: 80-86
1995
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/ChangWW95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/ChangWW95
Yao-Wen Chang, D. F. Wong, C. K. Wong:
FPGA global routing based on a new congestion metric. ICCD 1995: 372-378
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/iccd/ChangWW95a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/ChangWW95a
Yao-Wen Chang, D. F. Wong, C. K. Wong:
Design and analysis of FPGA/FPIC switch modules. ICCD 1995: 394-401
1994
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ChangTZW94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ChangTZW94
Yao-Wen Chang, Shashidhar Thakur, Kai Zhu, D. F. Wong:
A new global routing algorithm for FPGAs. ICCAD 1994: 356-361
1993
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/iccad/ZhuWC93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/ZhuWC93
Kai Zhu, D. F. Wong, Yao-Wen Chang:
Switch module design with application to two-dimensional segmentation design. ICCAD 1993: 480-485

Coauthor Index

see FAQ

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.