default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDInternational Journal of Embedded Systems, Volume 4
Volume 4, Number 1, 2009
- C. Bruel:
If-conversion for embedded VLIW architectures. 2-16 - Dhireesha Kudithipudi, Eugene John
:
Implications of gated-Vss technique on leakage power in embedded caches. 17-26 - Martin Palkovic, Henk Corporaal, Francky Catthoor:
Dealing with data dependent conditions to enable general global source code transformations. 27-39 - Ciji Isen, Hari Angepat, Lizy K. John, Jung Pil Choi, Hyo Jung Song:
Embedded Java benchmark analysis on the ARM processor. 40-53 - Ozcan Ozturk, Mahmut T. Kandemir, Seung Woo Son, Ibrahim Kolcu:
Shared scratch pad memory space management across applications. 54-65 - Jeffry T. Russell, Margarida F. Jacome:
Program slicing across the hardware-software boundary for embedded systems. 66-82 - Sankalita Saha, Vida Kianzad, Jason Schlessman, Gaurav Aggarwal, Shuvra S. Bhattacharyya, Rama Chellappa, Wayne H. Wolf:
An architectural level design methodology for smart camera applications. 83-97
Volume 4, Number 2, 2009
- Enrico Bini, Claudio Scordino:
Optimal two-level speed assignment for real-time systems. 101-111 - Christian Poellabauer, Dinesh Rajan, Russell Zuck:
LD-DVS: load-aware dual-speed dynamic voltage scaling. 112-126 - Gang Quan, Linwei Niu, Bren Mochocki, Xiaobo Sharon Hu:
Fixed-priority scheduling to reduce both the dynamic and leakage energy on variable voltage processors. 127-140 - Hui Cheng, Steve Goddard:
SYS-EDF: a system-wide energy-efficient scheduling algorithm for hard real-time systems. 141-151 - Vibhore Vardhan, Wanghong Yuan, Albert F. Harris III, Sarita V. Adve, Robin Kravets, Klara Nahrstedt, Daniel Grobe Sachs, Douglas L. Jones:
GRACE-2: integrating fine-grained application adaptation with global adaptation for saving energy. 152-169
Volume 4, Numbers 3/4, 2010
- Marco D. Santambrogio:
From reconfigurable architectures to self-adaptive autonomic systems. 172-181 - Victor Dumitriu, Lev Kirischian:
A framework of embedded reconfigurable systems based on re-locatable virtual components. 182-194 - Chun-Hsien Lu, Hsiao-Win Liao, Pao-Ann Hsiung:
Multi-objective placement of reconfigurable hardware tasks in real-time system. 195-203 - Imran Rafiq Quadri, Huafeng Yu, Abdoulaye Gamatié, Éric Rutten, Samy Meftali, Jean-Luc Dekeyser:
Targeting reconfigurable FPGA based SoCs using the UML MARTE profile: from high abstraction levels to code generation. 204-224 - Pil Woo Chun, Lev Kirischian:
Architecture synthesis methodology for cost-effective run-time reconfigurable systems. 225-234 - Geng-Cyuan Jheng, Dyi-Rong Duh, Cheng-Nan Lai:
Real-time reconfigurable cache for low-power embedded systems. 235-247 - Amit Pande, Joseph Zambreno:
Reconfigurable hardware implementation of a modified chaotic filter bank scheme. 248-258 - Chung-Wen Huang, Wen-Li Shih, Chung-Ju Wu, Jia-Jhe Li, Jenq Kuen Lee:
Programming model and tools for embedded multicore systems. 259-269 - Jun Yan, Wei Zhang:
Design and implementation of hybrid multicore simulators. 270-275 - Pascal Benoit, Lionel Torres, Gilles Sassatelli, Michel Robert, Nicolas Saint-Jean:
Run-time mapping for dynamic reconfiguration management in embedded systems. 276-291 - Ali T. Alouani, Omar S. Elkeelany, Mohammed A. S. Abdallah:
Stand-alone portable digital body sound data acquisition device. 292-297
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-12 20:59 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
