default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDHOST 2011: San Diego, CA, USA
- HOST 2011, Proceedings of the 2011 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), 5-6 June 2011, San Diego, California, USA. IEEE Computer Society 2011, ISBN 978-1-4577-1059-9
- Victor Costan, Srinivas Devadas:
Security challenges and opportunities in adaptive and reconfigurable hardware. 1-5 - Thomas Feller, Sunil Malipatlolla, David Meister, Sorin A. Huss:
TinyTPM: A lightweight module aimed to IP protection and trusted embedded platforms. 6-11 - Eric Love, Yier Jin
, Yiorgos Makris:
Enhancing security via provably trustworthy hardware intellectual property. 12-17 - Mainak Banga, Michael S. Hsiao:
ODETTE: A non-scan design-for-test methodology for Trojan detection in ICs. 18-23 - Mathilde Soucarros, Cécile Canovas-Dumas, Jessy Clédière, Philippe Elbaz-Vincent, Denis Réal:
Influence of the temperature on true random number generators. 24-27 - Katsuhiko Iwai, Mitsuru Shiozaki, Anh-Tuan Hoang, Kenji Kojima, Takeshi Fujino:
Implementation and verification of DPA-resistant cryptographic DES circuit using Domino-RSL. 28-33 - Michael Bilzor, Ted Huffmire, Cynthia E. Irvine, Timothy E. Levin:
Security Checkers: Detecting processor malicious inclusions at runtime. 34-39 - Houssem Maghrebi, Sylvain Guilley, Jean-Luc Danger:
Formal security evaluation of hardware Boolean masking against second-order attacks. 40-46 - Luis Angel D. Bathen, Nikil D. Dutt:
TrustGeM: Dynamic trusted environment generation for chip-multiprocessors. 47-50 - Sylvain Guilley, Laurent Sauvage, Jean-Luc Danger, Nidhal Selmane, Denis Réal:
Performance evaluation of protocols resilient to physical attacks. 51-56 - Sumio Morioka, Toshiyuki Isshiki, Satoshi Obana, Yuichi Nakamura, Kazue Sako:
Flexible architecture optimization and ASIC implementation of group signature algorithm using a customized HLS methodology. 57-62 - Dusko Karaklajic, Junfeng Fan, Ingrid Verbauwhede:
Systematic security evaluation method against C safe-error attacks. 63-66 - Xuehui Zhang, Mohammad Tehranipoor:
Case study: Detecting hardware Trojans in third-party digital IP cores. 67-70 - Seetharam Narasimhan, Xinmu Wang, Dongdong Du, Rajat Subhra Chakraborty, Swarup Bhunia:
TeSR: A robust Temporal Self-Referencing approach for Hardware Trojan detection. 71-74 - Qiasi Luo, Yunsi Fei:
Algorithmic collision analysis for evaluating cryptographic systems and side-channel attacks. 75-80 - Armin Krieg, Christian Bachmann, Johannes Grinschgl, Christian Steger, Reinhold Weiss, Josef Haid:
Accelerating early design phase differential power analysis using power emulation techniques. 81-86 - Daisuke Fujimoto, Makoto Nagata, Toshihiro Katashita, Akihiro T. Sasaki, Yohei Hori, Akashi Satoh:
A fast power current analysis methodology using capacitor charging model for side channel attack evaluation. 87-92 - Nachiketh R. Potlapally:
Hardware security in practice: Challenges and opportunities. 93-98 - Nguyen Minh Huu, Bruno Robisson, Michel Agoyan, Nathalie Drach:
Low-cost recovery for the code integrity protection in secure embedded processors. 99-104 - Jean DaRolt, Giorgio Di Natale, Marie-Lise Flottes, Bruno Rouzeyre:
New security threats against chips containing scan chain structures. 110 - Stephen M. Papa, William D. Casper, Suku Nair:
Placement of trust anchors in embedded computer systems. 111-116 - Peilin Song, Franco Stellari, Dirk Pfeiffer, Jim Culp, Alan J. Weger, Alyssa Bonnoit, Bob Wisnieff, Marc Taubenblatt:
MARVEL - Malicious alteration recognition and verification by emission of light. 117-121 - Kevin Gotze:
A survey of frequently identified vulnerabilities in commercial computing semiconductors. 122-126 - Helena Handschuh:
Hardware intrinsic security based on SRAM PUFs: Tales from the industry. 127 - Zdenek Sid Paral, Srinivas Devadas:
Reliable and efficient PUF-based key generation using pattern matching. 128-133 - Qingqing Chen, György Csaba, Paolo Lugli, Ulf Schlichtmann, Ulrich Rührmair:
The Bistable Ring PUF: A new architecture for strong Physical Unclonable Functions. 134-141 - Raghavan Kumar, Harikrishnan Kumarapillai Chandrikakutty, Sandip Kundu:
On improving reliability of delay based Physically Unclonable Functions under temperature variations. 142-147 - Yang Li, Kazuo Ohta, Kazuo Sakiyama:
Revisit fault sensitivity analysis on WDDL-AES. 148-153 - Amir Moradi, Oliver Mischke, Christof Paar:
Practical evaluation of DPA countermeasures on reconfigurable hardware. 154-160 - Alessandro Barenghi, Guido Bertoni, Andrea Palomba, Ruggero Susella:
A novel fault attack against ECDSA. 161-166
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-10 20:52 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
