default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDINA-OCMC@HiPEAC 2012: Paris, France
- Proceedings of the 2012 Interconnection Network Architecture - On-Chip, Multi-Chip Workshop, INA-OCMC@HiPEAC 2012, Paris, France, January 25, 2012. ACM 2012, ISBN 978-1-4503-1010-9
- Mario Lodde, Toni Roca, José Flich
:
Heterogeneous network design for effective support of invalidation-based coherency protocols. 1-4 - Ana Jokanovic, Cyriel Minkenberg, José Carlos Sancho, Ramón Beivide, Germán Rodríguez, Jesús Labarta:
Contention-aware node allocation policy for high-performance capacity systems. 5-8 - Gadi Oxman, Shlomo Weiss, Yitzhak (Tsahi) Birk:
Buffered deflection routing for networks-on-chip. 9-12 - Radu Andrei Stefan, Ashkan Beyranvand Nejad, Kees Goossens:
Online allocation for contention-free-routing NoCs. 13-16 - Reza Nakhjavani, Ali Shahabi, Saeed Safari, Zainalabedin Navabi:
A novel graceful degradable routing algorithm for 3D on-chip networks. 17-20 - Simone Terenzi, Alessandro Strano, Davide Bertozzi:
Optimizing built-in pseudo-random self-testing for network-on-chip switches. 21-24 - Giorgos Dimitrakopoulos, Emmanouil Kalligeros:
Low-cost fault-tolerant switch allocator for network-on-chip routers. 25-28 - Arseniy Vitkovskiy, Vassos Soteriou, Chrysostomos Nicopoulos:
A highly robust distributed fault-tolerant routing algorithm for NoCs with localized rerouting. 29-32 - Ian O'Connor, Dries Van Thourhout, Alberto Scandurra:
Wavelength division multiplexed photonic layer on CMOS. 33-36 - Fabrice Lemonnier, Philippe Millet:
FlexTiles: self adaptive heterogeneous manycore based on flexible tiles (FP7 project). 37-38 - Cristina Silvano, William Fornaciari, Stefano Crespi-Reghizzi, Giovanni Agosta, Gianluca Palermo, Vittorio Zaccaria, Patrick Bellasi, Fabrizio Castro, Simone Corbetta, Ettore Speziale, Diego Melpignano, J. M. Zins, David Siorpaes, Heiko Hübert, Benno Stabernack, Jens Brandenburg, Martin Palkovic, Praveen Raghavan, Chantal Ykman-Couvreur, Alexandros Bartzas, Dimitrios Soudris, Torsten Kempf, Gerd Ascheid, Heinrich Meyr, Junaid Ansari, Petri Mähönen, Bart Vanthournout:
Parallel paradigms and run-time management techniques for many-core architectures: the 2PARMA approach. 39-42 - Alessandro Strano, Davide Bertozzi, Federico Angiolini, Leonardo Di G. Gregorio, Frank Olaf Sem-Jacobsen, Vladimir Todorov, José Flich, José Silla, Tobias Bjerregaard:
Quest for the ultimate network-on-chip: the NaNoC project. 43-46 - Christian Fabre, Iuliana Bacivarov, Eth Zürich, Ananda Basu, Martino Ruggiero, David Atienza, Eric Flamand:
PRO3D: programming for future 3D manycore architectures. 47-50
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-01-09 11:58 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
