default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID56th DAC 2019: Las Vegas, NV, USA
- Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019, Las Vegas, NV, USA, June 02-06, 2019. ACM 2019, ISBN 978-1-4503-6725-7
- Liang Feng, Jieru Zhao, Tingyuan Liang, Sharad Sinha, Wei Zhang:
LAMA: Link-Aware Hybrid Management for Memory Accesses in Emerging CPU-FPGA Platforms. 1 - Hsuan Hsiao, Jason Helge Anderson:
Thread Weaving: Static Resource Scheduling for Multithreaded High-Level Synthesis. 2 - Junnan Shan, Mario R. Casu
, Jordi Cortadella, Luciano Lavagno, Mihai T. Lazarescu:
Exact and Heuristic Allocation of Multi-kernel Applications to Multi-FPGA Platforms. 3 - Timothy Martin, Dani Maarouf, Ziad Abuowaimer, Abeer Alhyari, Gary Gréwal, Shawki Areibi:
A Flat Timing-Driven Placement Flow for Modern FPGAs. 4 - Weiwen Jiang, Xinyi Zhang, Edwin Hsing-Mean Sha, Lei Yang, Qingfeng Zhuge, Yiyu Shi, Jingtong Hu:
Accuracy vs. Efficiency: Achieving Both through FPGA-Implementation Aware Neural Architecture Search. 5 - Muhammad Abdullah Hanif, Faiq Khalid, Muhammad Shafique:
CANN: Curable Approximations for High-Performance Deep Neural Network Accelerators. 6 - Sugil Lee, Hyeon Uk Sim, Jooyeon Choi, Jongeun Lee:
Successive Log Quantization for Cost-Efficient Neural Networks Using Stochastic Computing. 7 - Daniel Peroni, Mohsen Imani, Hamid Nejatollahi, Nikil D. Dutt, Tajana Rosing:
ARGA: Approximate Reuse for GPGPU Acceleration. 8 - Hamid Tabani, Leonidas Kosmidis, Jaume Abella, Francisco J. Cazorla, Guillem Bernat:
Assessing the Adherence of an Industrial Autonomous Driving Framework to ISO 26262 Software Guidelines. 9 - Debayan Roy, Wanli Chang, Sanjoy K. Mitter, Samarjit Chakraborty:
Tighter Dimensioning of Heterogeneous Multi-Resource Autonomous CPS with Control Performance Guarantees. 10 - Chao Peng, Yecheng Zhao, Haibo Zeng:
Dynamic Switching Speed Reconfiguration for Engine Performance Optimization. 11 - He Zhou, Sunil P. Khatri, Jiang Hu, Frank Liu:
A Memory-Efficient Markov Decision Process Computation Framework Using BDD-based Sampling Representation. 12 - Trong Huynh Bao, Anabela Veloso, Sushil Sakhare, Philippe Matagne, Julien Ryckaert, Manu Perumkunnil, Davide Crotti, Farrukh Yasin, Alessio Spessot, Arnaud Furnémont, Gouri Sankar Kar, Anda Mocuta:
Process, Circuit and System Co-optimization of Wafer Level Co-Integrated FinFET with Vertical Nanosheet Selector for STT-MRAM Applications. 13 - Nam Sung Kim, Choungki Song, Woo Young Cho, Jian Huang, Myoungsoo Jung:
LL-PCM: Low-Latency Phase Change Memory Architecture. 14 - Janki Bhimani, Tirthak Patel, Ningfang Mi, Devesh Tiwari:
What does Vibration do to Your SSD? 15 - Leilai Shao, Sicheng Li, Ting Lei, Tsung-Ching Huang, Raymond G. Beausoleil, Zhenan Bao, Kwang-Ting Cheng:
Ultra-thin Skin Electronics for High Quality and Continuous Skin-Sensor-Silicon Interfacing. 16 - Hanbin Hu, Peng Li, Jianhua Z. Huang:
Enabling High-Dimensional Bayesian Optimization for Efficient Failure Detection of Analog and Mixed-Signal Circuits. 17 - Yuzhe Ma, Haoxing Ren, Brucek Khailany, Harbinder Sikka, Lijuan Luo, Karthikeyan Natarajan, Bei Yu:
High Performance Graph Convolutional Networks with Applications in Testability Analysis. 18 - Jung Min You, Joon-Sung Yang:
MRLoc: Mitigating Row-hammering based on memory Locality. 19 - Xiaoyi Sun, Krishnendu Chakrabarty, Ruirui Huang, Yiquan Chen, Bing Zhao, Hai Cao, Yinhe Han, Xiaoyao Liang, Li Jiang:
System-level hardware failure prediction using deep learning. 20 - Onur Mutlu, Saugata Ghose, Juan Gómez-Luna, Rachata Ausavarungnirun:
Enabling Practical Processing in and near Memory for Data-Intensive Computing. 21 - Nam Sung Kim, Pankaj Mehra:
Practical Near-Data Processing to Evolve Memory and Storage Devices into Mainstream Heterogeneous Computing Systems. 22 - Ning Lin, Hang Lu, Xin Wei, Xiaowei Li:
HeadStart: Enforcing Optimal Inceptions in Pruning Deep Neural Networks for Efficient Inference on GPGPUs. 23 - Seokwon Kang, Yongseung Yu, Jiho Kim, Yongjun Park:
GATE: A Generalized Dataflow-level Approximation Tuning Engine For Data Parallel Architectures. 24 - Yu-Chuan Chang, Wei-Ming Chen, Pi-Cheng Hsiu, Yen-Yu Lin, Tei-Wei Kuo:
LSIM: Ultra Lightweight Similarity Measurement for Mobile Graphics Applications. 25 - Sivert T. Sliper, Domenico Balsamo, Nikos Nikoleris, William Wang, Alex S. Weddell, Geoff V. Merrett:
Efficient State Retention through Paged Memory Management for Reactive Transient Computing. 26 - Gagandeep Singh, Juan Gómez-Luna, Giovanni Mariani, Geraldo F. Oliveira, Stefano Corda, Sander Stuijk, Onur Mutlu, Henk Corporaal:
NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning. 27 - Andrew McCrabb, Eric Winsor, Valeria Bertacco:
DREDGE: Dynamic Repartitioning during Dynamic Graph Execution. 28 - Xin Xin, Youtao Zhang, Jun Yang:
ROC: DRAM-based Processing with Reduced Operation Cycles. 29 - Chih-Cheng Chang, Ming-Hung Wu, Jia-Wei Lin, Chun-Hsien Li, Vivek Parmar, Heng-Yuan Lee, Jeng-Hua Wei, Shyh-Shyuan Sheu, Manan Suri, Tian-Sheuan Chang, Tuo-Hung Hou:
NV-BNN: An Accurate Deep Convolutional Neural Network Based on Binary STT-MRAM for Adaptive AI Edge. 30 - Fan Yang, Youyou Lu, Youmin Chen, Haiyu Mao, Jiwu Shu:
No Compromises: Secure NVM with Crash Consistency, Write-Efficiency and High-Performance. 31 - Jinsoo Jang, Brent ByungHoon Kang:
In-process Memory Isolation Using Hardware Watchpoint. 32 - Liang Liu, Rujia Wang, Youtao Zhang, Jun Yang:
H-ORAM: A Cacheable ORAM Interface for Efficient I/O Accesses. 33 - Jisung Park, Youngdon Jung, Jonghoon Won, Minji Kang, Sungjin Lee, Jihong Kim:
RansomBlocker: a Low-Overhead Ransomware-Proof SSD. 34 - Zimeng Zhou, Chenchen Fu, Chun Jason Xue, Song Han:
Transmit or Discard: Optimizing Data Freshness in Networked Embedded Systems with Energy Harvesting Sources. 35 - Marco Widmer, Andrea Bonetti, Andreas Burg:
FPGA-Based Emulation of Embedded DRAMs for Statistical Error Resilience Evaluation of Approximate Computing Systems. 36 - Yajuan Du, Yao Zhou, Meng Zhang, Wei Liu, Shengwu Xiong:
Adapting Layer RBERs Variations of 3D Flash Memories via Multi-granularity Progressive LDPC Reading. 37 - Siva Satyendra Sahoo, Bharadwaj Veeravalli, Akash Kumar:
A Hybrid Agent-based Design Methodology for Dynamic Cross-layer Reliability in Heterogeneous Embedded Systems. 38 - Yuan Zhou, Haoxing Ren, Yanqing Zhang, Ben Keller, Brucek Khailany, Zhiru Zhang:
PRIMAL: Power Inference using Machine Learning. 39 - Ilaria Scarabottolo, Giovanni Ansaloni, George A. Constantinides, Laura Pozzi:
Partition and Propagate: an Error Derivation Algorithm for the Design of Approximate Circuits. 40 - Martin Rapp, Sami Salamin, Hussam Amrouch, Girish Pahwa, Yogesh Singh Chauhan, Jörg Henkel:
Performance, Power and Cooling Trade-Offs with NCFET-based Many-Cores. 41 - Payman Behnam, Mahdi Nazm Bojnordi:
STFL: Energy-Efficient Data Movement with Slow Transition Fast Level Signaling. 42 - Sayak Ray, Nishant Ghosh, Ramya Jayaram Masti, Arun K. Kanuparthi, Jason M. Fung:
Formal Verification of Security Critical Hardware-Firmware Interactions in Commercial SoCs. 43 - Lejla Batina, Patrick Jauernig, Nele Mentens, Ahmad-Reza Sadeghi, Emmanuel Stapf:
In Hardware We Trust: Gains and Pains of Hardware-assisted Security. 44 - Elke De Mulder, Samatha Gummalla, Michael Hutter:
Protecting RISC-V against Side-Channel Attacks. 45 - Boqian Wang, Zhonghai Lu, Shenggang Chen:
ANN Based Admission Control for On-Chip Networks. 46 - Hao Zheng, Ahmed Louri:
An Energy-Efficient Network-on-Chip Design using Reinforcement Learning. 47 - Venkata Yaswanth Raparti, Sudeep Pasricha:
Lightweight Mitigation of Hardware Trojan Attacks in NoC-based Manycore Computing. 48 - Michihiro Koibuchi, Lambert Leong, Tomohiro Totoki, Naoya Niwa, Hiroki Matsutani, Hideharu Amano, Henri Casanova:
Sparse 3-D NoCs with Inductive Coupling. 49 - Peng Wang, Sobhan Niknam, Sheng Ma, Zhiying Wang, Todor P. Stefanov:
Surf-Bless: A Confined-interference Routing for Energy-Efficient Communication in NoCs. 50 - Marcos Horro, Mahmut T. Kandemir, Louis-Noël Pouchet, Gabriel Rodríguez, Juan Touriño:
Effect of Distributed Directories in Mesh Interconnects. 51 - Mohsen Imani, Justin Morris, John Messerly, Helen Shu, Yaobang Deng, Tajana Rosing:
BRIC: Locality-based Encoding for Energy-Efficient Brain-Inspired Hyperdimensional Computing. 52 - Seongsik Park, Sei Joon Kim, Hyeokjun Choe, Sungroh Yoon:
Fast and Efficient Information Transmission with Burst Spikes in Deep Spiking Neural Networks. 53 - Kangjun Bai, Qiyuan An, Yang Yi:
Deep-DFR: A Memristive Deep Delayed Feedback Reservoir Computing System with Hybrid Neural Network Topology. 54 - Tao Liu, Wujie Wen, Lei Jiang, Yanzhi Wang, Chengmo Yang, Gang Quan:
A Fault-Tolerant Neural Network Architecture. 55 - Zhenhua Zhu, Hanbo Sun, Yujun Lin, Guohao Dai, Lixue Xia, Song Han, Yu Wang, Huazhong Yang:
A Configurable Multi-Precision CNN Computing Framework Based on Single Bit RRAM. 56 - Zhezhi He, Jie Lin, Rickard Ewetz, Jiann-Shiun Yuan, Deliang Fan:
Noise Injection Adaption: End-to-End ReRAM Crossbar Non-ideal Effect Adaption for Neural Network Mapping. 57 - Youngkwang Han, John Kim:
A Novel Covert Channel Attack Using Memory Encryption Engine Cache. 58 - Zhenghong Jiang, Hanchen Jin, G. Edward Suh, Zhiru Zhang:
Designing Secure Cryptographic Accelerators with Information Flow Enforcement: A Case Study on AES. 59 - Khaled N. Khasawneh, Esmaeil Mohammadian Koruyeh, Chengyu Song, Dmitry Evtyushkin, Dmitry Ponomarev, Nael B. Abu-Ghazaleh:
SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation. 60 - Jacob Fustos, Farzad Farshchi, Heechul Yun:
SpectreGuard: An Efficient Data-centric Defense Mechanism against Spectre Attacks. 61 - Daimeng Wang, Zhiyun Qian, Nael B. Abu-Ghazaleh, Srikanth V. Krishnamurthy:
PAPP: Prefetcher-Aware Prime and Probe Side-channel Attack. 62 - Thomas Nyman, Ghada Dessouky, Shaza Zeitouni, Aaro Lehikoinen, Andrew Paverd, N. Asokan, Ahmad-Reza Sadeghi:
HardScope: Hardening Embedded Systems Against Data-Oriented Attacks. 63 - Shuhan Zhang, Wenlong Lyu, Fan Yang, Changhao Yan, Dian Zhou, Xuan Zeng, Xiangdong Hu:
An Efficient Multi-fidelity Bayesian Optimization Approach for Analog Circuit Synthesis. 64 - Mohamed Baker Alawieh, Sinead A. Williamson, David Z. Pan:
Rethinking Sparsity in Performance Modeling for Analog and Mixed Circuits using Spike and Slab Models. 65 - Biying Xu, Yibo Lin, Xiyuan Tang, Shaolan Li, Linxiao Shen, Nan Sun, David Z. Pan:
WellGAN: Generative-Adversarial-Network-Guided Well Generation for Analog/Mixed-Signal Circuit Layout. 66 - Zhengyu Chen, Hai Zhou, Jie Gu:
Digital Compatible Synthesis, Placement and Implementation of Mixed-Signal Time-Domain Computing. 67 - Charalampos Antoniadis, Nestor E. Evmorfopoulos, Georgios I. Stamoulis:
A Rigorous Approach for the Sparsification of Dense Matrices in Model Order Reduction of RLC Circuits. 68 - Sara Divanbeigi, Evan Aditya, Zhongpin Wang, Markus Olbrich:
Enabling Complex Stimuli in Accelerated Mixed-Signal Simulation. 69 - Heinz Riener, Eleonora Testa, Winston Haaswijk, Alan Mishchenko, Luca G. Amarù, Giovanni De Micheli, Mathias Soeken:
Scalable Generic Logic Synthesis: One Approach to Rule Them All. 70 - Victor N. Kravets, Nian-Ze Lee, Jie-Hong R. Jiang:
Comprehensive Search for ECO Rectification Using Symbolic Sampling. 71 - Niels Gleinig, Frances Ann Hubis, Torsten Hoefler:
Embedding Functions Into Reversible Circuits: A Probabilistic Approach to the Number of Lines. 72 - Hao Chen, Shao-Chun Hung, Jie-Hong R. Jiang:
Disjoint-Support Decomposition and Extraction for Interconnect-Driven Threshold Logic Synthesis. 73 - Eleonora Testa, Mathias Soeken, Luca G. Amarù, Giovanni De Micheli:
Reducing the Multiplicative Complexity in Logic Networks for Cryptography and Security Applications. 74 - Rafael Trapani Possignolo, Jose Renau:
SMatch: Structural Matching for Fast Resynthesis in FPGAs. 75 - Tutu Ajayi, Vidya A. Chhabria, Mateus Fogaça, Soheil Hashemi, Abdelrahman Hosny, Andrew B. Kahng, Minsoo Kim, Jeongsup Lee, Uday Mallappa, Marina Neseem, Geraldo Pradipta, Sherief Reda, Mehdi Saligane, Sachin S. Sapatnekar, Carl Sechen, Mohamed Shalan, William Swartz, Lutong Wang, Zhehong Wang, Mingyu Woo, Bangqi Xu:
Toward an Open-Source Digital Flow: First Learnings from the OpenROAD Project. 76 - Kishor Kunal, Meghna Madhusudan, Arvind K. Sharma, Wenbin Xu, Steven M. Burns, Ramesh Harjani, Jiang Hu, Desmond A. Kirkpatrick, Sachin S. Sapatnekar:
ALIGN: Open-Source Analog Layout Automation from the Ground Up. 77 - Tsung-Wei Huang, Chun-Xun Lin, Guannan Guo, Martin D. F. Wong:
Essential Building Blocks for Creating an Open-source EDA Project. 78 - Elad Alon, Krste Asanovic, Jonathan Bachrach, Borivoje Nikolic:
Open-Source EDA Tools and IP, A View from the Trenches. 79 - Huiyu Mo, Leibo Liu, Wenping Zhu, Qiang Li, Hong Liu, Wenjing Hu, Yao Wang, Shaojun Wei:
A 1.17 TOPS/W, 150fps Accelerator for Multi-Face Detection and Alignment. 80 - Angad S. Rekhi, Brian Zimmer, Nikola Nedovic, Ningxi Liu, Rangharajan Venkatesan, Miaorong Wang, Brucek Khailany, William J. Dally, C. Thomas Gray:
Analog/Mixed-Signal Hardware Error Modeling for Deep Learning Inference. 81 - Juejian Wu, Hongtao Zhong, Kai Ni, Yongpan Liu, Huazhong Yang, Xueqing Li:
A 3T/Cell Practical Embedded Nonvolatile Memory Supporting Symmetric Read and Write Access Based on Ferroelectric FETs. 82 - William Andrew Simon, Juan Galicia, Alexandre Levisse, Marina Zapater, David Atienza:
A Fast, Reliable and Wide-Voltage-Range In-Memory Computing Architecture. 83 - Sungju Ryu, Hyungjun Kim, Wooseok Yi, Jae-Joon Kim:
BitBlade: Area and Energy-Efficient Precision-Scalable Neural Network Accelerator with Bitwise Summation. 84 - Gunhee Lee, Hanmin Park, Namhyung Kim, Joonsang Yu, Sujeong Jo, Kiyoung Choi:
Acceleration of DNN Backward Propagation by Selective Computation of Gradients. 85 - Matthew Sotoudeh, Sara S. Baghsorkhi:
C3-Flow: Compute Compression Co-Design Flow for Deep Neural Networks. 86 - Dong Wang, Ke Xu, Qun Jia, Soheil Ghiasi:
ABM-SpConv: A Novel Approach to FPGA-Based Acceleration of Convolutional Neural Network Inference. 87 - Angshuman Karmakar, Sujoy Sinha Roy, Frederik Vercauteren, Ingrid Verbauwhede:
Pushing the speed limit of constant-time discrete Gaussian sampling. A case study on the Falcon signature scheme. 88 - Hadi Mardani Kamali, Kimia Zamiri Azar, Houman Homayoun, Avesta Sasan:
Full-Lock: Hard Distributions of SAT instances for Obfuscating Circuits using Fully Configurable Logic and Routing Blocks. 89 - Rajit Karmakar, Suman Sekhar Jana, Santanu Chattopadhyay:
A Cellular Automata Guided Obfuscation Strategy For Finite-State-Machine Synthesis. 90 - Jie Xu, Dan Feng, Yu Hua, Fangting Huang, Wen Zhou, Wei Tong, Jingning Liu:
An Efficient Spare-Line Replacement Scheme to Enhance NVM Security. 91 - Daniel Casini, Alessandro Biondi, Giorgio C. Buttazzo:
Analyzing Parallel Real-Time Tasks Implemented with Thread Pools. 92 - Xu Jiang, Nan Guan, Weichen Liu, Maolin Yang:
Scheduling and Analysis of Parallel Real-Time Tasks with Semaphores. 93 - Jinghao Sun, Nan Guan, Xiaoqing Wang, Chenhan Jin, Yaoyao Chi:
Real-Time Scheduling and Analysis of Synchronous OpenMP Task Systems with Tied Tasks. 94 - Tomás Picornell, José Flich, Carles Hernández, José Duato:
DCFNoC: A Delayed Conflict-Free Time Division Multiplexing Network on Chip. 95 - Artur Mrowca, Martin Nocker, Sebastian Steinhorst, Stephan Günnemann:
Learning Temporal Specifications from Imperfect Traces Using Bayesian Inference. 96 - Shuangnan Liu, Francis C. M. Lau, Benjamin Carrión Schäfer:
Accelerating FPGA Prototyping through Predictive Model-Based HLS Design Space Exploration. 97 - Ming Hu, Tongquan Wei, Min Zhang, Frédéric Mallet, Mingsong Chen:
Sample-Guided Automated Synthesis for CCSL Specifications. 98 - Neetu Jindal, Sandeep Chandran, Preeti Ranjan Panda, Sanjiva Prasad, Abhay Mitra, Kunal Singhal, Shubham Gupta, Shikhar Tuli:
DHOOM: Reusing Design-for-Debug Hardware for Online Monitoring. 99 - Dylan C. Stow, Itir Akgun, Wenqin Huangfu, Yuan Xie, Xueqi Li, Gabriel H. Loh:
Efficient System Architecture in the Era of Monolithic 3D: Dynamic Inter-tier Interconnect and Processing-in-Memory. 100 - Heechun Park, Kyungwook Chang, Bon Woong Ku, Jinwoo Kim, Edward Lee, Daehyun Kim, Arjun Chaudhuri, Sanmitra Banerjee, Saibal Mukhopadhyay, Krishnendu Chakrabarty, Sung Kyu Lim:
RTL-to-GDS Tool Flow and Design-for-Test Solutions for Monolithic 3D ICs. 101 - Jiachen Mao, Qing Yang, Ang Li, Hai Helen Li, Yiran Chen:
MobiEye: An Efficient Cloud-based Video Detection System for Real-time Mobile Applications. 102 - Shuo-Han Chen, Ming-Chang Yang, Yuan-Hao Chang, Chun-Feng Wu:
Enabling File-Oriented Fast Secure Deletion on Shingled Magnetic Recording Drives. 103 - Wei-Ming Chen, Pi-Cheng Hsiu, Tei-Wei Kuo:
Enabling Failure-resilient Intermittently-powered Systems Without Runtime Checkpointing. 104 - Tinghuan Chen, Bingqing Lin, Hao Geng, Bei Yu:
Sensor Drift Calibration via Spatial Correlation Model in Smart Building. 105 - Erick Carvajal Barboza, Nishchal Shukla, Yiran Chen, Jiang Hu:
Machine Learning-Based Pre-Routing Timing Prediction with Reduced Pessimism. 106 - Wei Ye, Mohamed Baker Alawieh, Yibo Lin, David Z. Pan:
LithoGAN: End-to-End Lithography Modeling with Generative Adversarial Networks. 107 - Kuan-Ming Lai, Tsung-Wei Huang, Tsung-Yi Ho:
A General Cache Framework for Efficient Generation of Timing Critical Paths. 108 - Zhiqiang Zhao, Zhuo Feng:
Effective-Resistance Preserving Spectral Reduction of Graphs. 109 - Jinsoo Jang, Brent ByungHoon Kang:
Revisiting the ARM Debug Facility for OS Kernel Security. 110 - Daniele Jahier Pagliari, Sara Vinco, Enrico Macii, Massimo Poncino:
Low-Overhead Power Trace Obfuscation for Smart Meter Privacy. 111 - Ebrahim M. Songhori, M. Sadegh Riazi, Siam U. Hussain, Ahmad-Reza Sadeghi, Farinaz Koushanfar:
ARM2GC: Succinct Garbled Processor for Secure Computation. 112 - Song Bian, Masayuki Hiromoto, Takashi Sato:
Filianore: Better Multiplier Architectures for LWE-based Post-Quantum Key Exchange. 113 - Jie Xu, Dan Feng, Yu Hua, Wei Tong, Jingning Liu, Chunyan Li, Gaoxiang Xu, Yiran Chen:
Adaptive Granularity Encoding for Energy-efficient Non-Volatile Main Memory. 114 - Farzaneh Zokaee, Mingzhe Zhang, Xiaochun Ye, Dongrui Fan, Lei Jiang:
Magma: A Monolithic 3D Vertical Heterogeneous ReRAM-based Main Memory Architecture. 115 - Xianzhang Chen, Qingfeng Zhuge, Qiang Sun, Edwin Hsing-Mean Sha, Shouzhen Gu, Chaoshu Yang, Chun Jason Xue:
A Wear-Leveling-Aware Fine-Grained Allocator for Non-Volatile Memory. 116 - Yibo Lin, Shounak Dhar, Wuxi Li, Haoxing Ren, Brucek Khailany, David Z. Pan:
DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement. 117 - Fan-Keng Sun, Yao-Wen Chang:
BiG: A Bivariate Gradient-Based Wirelength Model for Analytical Circuit Placement. 118 - Jai-Ming Lin, Szu-Ting Li, Yi-Ting Wang:
Routability-driven Mixed-size Placement Prototyping Approach Considering Design Hierarchy and Indirect Connectivity Between Macros. 119 - Yih-Lang Li, Shih-Ting Lin, Shinichi Nishizawa, Hong-Yan Su, Ming-Jie Fong, Oscar Chen, Hidetoshi Onodera:
NCTUcell: A DDA-Aware Cell Library Generator for FinFET Structure with Implicitly Adjustable Grid Map. 120 - Milos Grujic, Vladimir Rozic, David Johnston, John Kelsey, Ingrid Verbauwhede:
Design Principles for True Random Number Generators for Security Applications. 121 - Gai Liu, Joseph Primmer, Zhiru Zhang:
Rapid Generation of High-Qality RISC-V Processors from Functional Instruction Set Specifications. 122 - Vojtech Mrazek, Muhammad Abdullah Hanif, Zdenek Vasícek, Lukás Sekanina, Muhammad Shafique:
autoAx: An Automatic Design Space Exploration and Circuit Building Methodology utilizing Libraries of Approximate Components. 123 - Yu Zou, Mingjie Lin:
Graph-Morphing: Exploiting Hidden Parallelism of Non-Stencil Computation in High-Level Synthesis. 124 - Xuechao Wei, Yun Liang, Jason Cong:
Overcoming Data Transfer Bottlenecks in FPGA-based DNN Accelerators via Layer Conscious Memory Management. 125 - Marcos T. Leipnitz, Gabriel L. Nazar:
High-Level Synthesis of Resource-oriented Approximate Designs for FPGAs. 126 - Steve Dai, Zhiru Zhang:
Improving Scalability of Exact Modulo Scheduling with Specialized Conflict-Driven Learning. 127 - Quan Deng, Youtao Zhang, Minxuan Zhang, Jun Yang:
LAcc: Exploiting Lookup Table-based Fast and Accurate Vector Multiplication in DRAM-based CNN Accelerator. 128 - Jae-San Kim, Joon-Sung Yang:
DRIS-3: Deep Neural Network Reliability Improvement Scheme in 3D Die-Stacked Memory based on Fault Analysis. 129 - Ashish Ranjan, Shubham Jain, Jacob R. Stevens, Dipankar Das, Bharat Kaul, Anand Raghunathan:
X-MANN: A Crossbar based Architecture for Memory Augmented Neural Networks. 130 - Haitong Li, Mudit Bhargava, Paul N. Whatmough, H.-S. Philip Wong:
On-Chip Memory Technology Design Space Explorations for Mobile Deep Neural Network Accelerators. 131 - Reza Hojabr, Kamyar Givaki, S. M. Reza Tayaranian, Parsa Esfahanian, Ahmad Khonsari, Dara Rahmati, M. Hassan Najafi:
SkippyNN: An Embedded Stochastic-Computing Accelerator for Convolutional Neural Networks. 132 - Fan Chen, Linghao Song, Hai Helen Li, Yiran Chen:
ZARA: A Novel Zero-free Dataflow Accelerator for Generative Adversarial Networks in 3D ReRAM. 133 - Debayan Das, Anupam Golder, Josef Danial, Santosh Ghosh, Arijit Raychowdhury, Shreyas Sen:
X-DeepSCA: Cross-Device Deep Learning Side Channel Attack. 134 - Haocheng Li, Satwik Patnaik, Abhrajit Sengupta, Haoyu Yang, Johann Knechtel, Bei Yu, Evangeline F. Y. Young, Ozgur Sinanoglu:
Attacking Split Manufacturing from a Deep Learning Perspective. 135 - Sayandeep Saha, S. Nishok Kumar, Sikhar Patranabis, Debdeep Mukhopadhyay, Pallab Dasgupta:
ALAFA: Automatic Leakage Assessment for Fault Attack Countermeasures. 136 - Mohammad Reza Mahmoodi, Hussein Nili, Shabnam Larimian, Xinjie Guo, Dmitri B. Strukov:
ChipSecure: A Reconfigurable Analog eFlash-Based PUF with Machine Learning Attack Resiliency in 55nm CMOS. 137 - Sying-Jyan Wang, Yu-Shen Chen, Katherine Shu-Min Li:
Adversarial Attack against Modeling Attack on PUFs. 138 - Darshana Jayasinghe, Aleksandar Ignjatovic, Sri Parameswaran:
RFTC: Runtime Frequency Tuning Countermeasure Using FPGA Dynamic Reconfiguration to Mitigate Power Analysis Attacks. 139 - Wenqiang Zhang, Xiaochen Peng, Huaqiang Wu, Bin Gao, Hu He, Youhui Zhang, Shimeng Yu, He Qian:
Design Guidelines of RRAM based Neural-Processing-Unit: A Joint Device-Circuit-Algorithm Analysis. 140 - Abdullah Ash-Saki, Mahabubul Alam, Swaroop Ghosh:
QURE: Qubit Re-allocation in Noisy Intermediate-Scale Quantum Computers. 141 - Robert Wille, Lukas Burgholzer, Alwin Zulehner:
Mapping Quantum Circuits to IBM QX Architectures Using the Minimal Number of SWAP and H Operations. 142 - Xingyi Liu, Keshab K. Parhi:
Computing Radial Basis Function Support Vector Machine using DNA via Fractional Coding. 143 - Shaahin Angizi, Jiao Sun, Wei Zhang, Deliang Fan:
AlignS: A Processing-In-Memory Accelerator for DNA Short Read Alignment Leveraging SOT-MRAM. 144 - Xing Huang, Tsung-Yi Ho, Wenzhong Guo, Bing Li, Ulf Schlichtmann:
MiniControl: Synthesis of Continuous-Flow Microfluidics with Strictly Constrained Control Ports. 145 - Ran Chen, Wei Zhong, Haoyu Yang, Hao Geng, Xuan Zeng, Bei Yu:
Faster Region-based Hotspot Detection. 146 - Yiyang Jiang, Fan Yang, Hengliang Zhu, Bei Yu, Dian Zhou, Xuan Zeng:
Efficient Layout Hotspot Detection via Binarized Residual Neural Network. 147 - Haoyu Yang, Piyush Pathak, Frank Gennari, Ya-Chieh Lai, Bei Yu:
DeePattern: Layout Pattern Generation with Transforming Convolutional Auto-Encoder. 148 - Mohamed Baker Alawieh, Yibo Lin, Zaiwei Zhang, Meng Li, Qixing Huang, David Z. Pan:
GAN-SRAF: Sub-Resolution Assist Feature Generation Using Conditional Generative Adversarial Networks. 149 - Xiao Shi, Hao Yan, Qiancun Huang, Jiajia Zhang, Longxing Shi, Lei He:
Meta-Model based High-Dimensional Yield Analysis using Low-Rank Tensor Approximation. 150 - Yi-Ting Lin, Iris Hui-Ru Jiang:
Novel Guiding Template and Mask Assignment for DSA-MP Hybrid Lithography Using Multiple BCP Materials. 151 - Marten Lohstroh, Martin Schoeberl, Andrés Goens, Armin Wasicek, Christopher D. Gill, Marjan Sirjani, Edward A. Lee:
Actors Revisited for Time-Critical Systems. 152 - Tulika Mitra:
Time-Predictable Computing by Design: Looking Back, Looking Forward. 153 - Benoît Dupont de Dinechin:
Consolidating High-Integrity, High-Performance, and Cyber-Security Functions on a Manycore Processor. 154 - Sui Chen, Faen Zhang, Lei Liu, Lu Peng:
Efficient GPU NVRAM Persistence with Helper Warps. 155 - Jie Zhang, Miryeong Kwon, Hyojong Kim, Hyesoon Kim, Myoungsoo Jung:
FlashGPU: Placing New Flash Next to GPU Cores. 156 - Shuo Huai, Weining Song, Mengying Zhao, Xiaojun Cai, Zhiping Jia:
Performance-aware Wear Leveling for Block RAM in Nonvolatile FPGAs. 157 - Zheng Liang, Guangyu Sun, Wang Kang, Xing Chen, Weisheng Zhao:
ZUMA: Enabling Direct Insertion/Deletion Operations with Emerging Skyrmion Racetrack Memory. 158 - Mohsen Imani, Alice Sokolova, Ricardo Garcia, Andrew Huang, Fan Wu, Baris Aksanli, Tajana Rosing:
ApproxLP: Approximate Multiplication with Linearization and Iterative Error Control. 159 - Vasileios Leon, Konstantinos Asimakopoulos, Sotirios Xydis, Dimitrios Soudris, Kiamal Z. Pekmestzi:
Cooperative Arithmetic-Aware Approximation Techniques for Energy-Efficient Multipliers. 160 - Hassaan Saadat, Haris Javaid, Sri Parameswaran:
Approximate Integer and Floating-Point Dividers with Near-Zero Error Bias. 161 - Di Wu, Joshua San Miguel:
In-Stream Stochastic Division and Square Root via Correlation. 162:1-162:6 - Fuxun Yu, Zirui Xu, Chenchen Liu, Xiang Chen:
MASKER: Adaptive Mobile Security Enhancement against Automatic Speech Recognition in Eavesdropping. 163 - Sai Manoj Pudukotai Dinakarrao, Sairaj Amberkar, Sahil Bhat, Abhijitt Dhavlle, Hossein Sayadi, Avesta Sasan, Houman Homayoun, Setareh Rafatirad:
Adversarial Attack on Microarchitectural Events based Malware Detectors. 164 - Pu Zhao, Siyue Wang, Cheng Gongye, Yanzhi Wang, Yunsi Fei, Xue Lin:
Fault Sneaking Attack: a Stealthy Framework for Misleading Deep Neural Networks. 165 - Kanad Basu, Rana Elnaggar, Krishnendu Chakrabarty, Ramesh Karri:
PREEMPT: PReempting Malware by Examining Embedded Processor Traces. 166 - Jiankang Ren, Xiaoyan Su, Guoqi Xie, Chao Yu, Guozhen Tan, Guowei Wu:
Workload-Aware Harmonic Partitioned Scheduling of Periodic Real-Time Tasks with Constrained Deadlines. 167 - Meng Xu, Robert Gifford, Linh Thi Xuan Phan:
Holistic multi-resource allocation for multicore real-time virtualization. 168 - Mina Niknafs, Ivan Ukhov, Petru Eles, Zebo Peng:
Runtime Resource Management with Workload Prediction. 169 - Francesco Barchi, Gianvito Urgese, Enrico Macii, Andrea Acquaviva:
Code Mapping in Heterogeneous Platforms Using Deep Learning and LLVM-IR. 170 - Ganapati Bhat, Kunal Bagewadi, Hyung Gyu Lee, Ümit Y. Ogras:
REAP: Runtime Energy-Accuracy Optimization for Energy Harvesting IoT Devices. 171 - Yue Xu, Hyung Gyu Lee, Yujuan Tan, Yu Wu, Xianzhang Chen, Liang Liang, Lei Qiao, Duo Liu:
Tumbler: Energy Efficient Task Scheduling for Dual-Channel Solar-Powered Sensor Nodes. 172 - Pramesh Pandey, Prabal Basu, Koushik Chakraborty, Sanghamitra Roy:
GreenTPU: Improving Timing Error Resilience of a Near-Threshold Tensor Processing Unit. 173 - Minxuan Zhou, Mohsen Imani, Saransh Gupta, Tajana Rosing:
Thermal-Aware Design and Management for Search-based In-Memory Acceleration. 174 - Jeff Jun Zhang, Kang Liu, Faiq Khalid, Muhammad Abdullah Hanif, Semeen Rehman, Theocharis Theocharides, Alessandro Artussi, Muhammad Shafique, Siddharth Garg:
Building Robust Machine Learning Systems: Current Progress, Research Challenges, and Opportunities. 175 - Giulio Zizzo, Chris Hankin, Sergio Maffeis, Kevin Jones:
Adversarial Machine Learning Beyond the Image Domain. 176 - Kun Wu, Guohao Dai, Xing Hu, Shuangchen Li, Xinfeng Xie, Yu Wang, Yuan Xie:
Memory-Bound Proof-of-Work Acceleration for Blockchain Applications. 177 - Jinwoo Kim, Gauthaman Murali, Heechun Park, Eric Qin, Hyoukjun Kwon, Venkata Chaitanya Krishna Chekuri, Nihar Dasari, Arvind Singh, Minah Lee, Hakki Mert Torun, Kallol Roy, Madhavan Swaminathan, Saibal Mukhopadhyay, Tushar Krishna, Sung Kyu Lim:
Architecture, Chip, and Package Co-design Flow for 2.5D IC Design Enabling Heterogeneous IP Reuse. 178 - Vijeta Rathore, Vivek Chaturvedi, Amit Kumar Singh, Thambipillai Srikanthan, Muhammad Shafique:
LifeGuard: A Reinforcement Learning-Based Task Mapping Strategy for Performance-Centric Aging Management. 179 - Omid Assare, Rajesh K. Gupta:
Accurate Estimation of Program Error Rate for Timing-Speculative Processors. 180 - Jintaek Kang, Dowhan Jung, Kwanghyun Chung, Soonhoi Ha:
Fast Performance Estimation and Design Space Exploration of Manycore-based Neural Processors. 181 - Runbin Shi, Junjie Liu, Hayden Kwok-Hay So, Shuo Wang, Yun Liang:
E-LSTM: Efficient Inference of Sparse LSTM on Embedded Heterogeneous System. 182 - Zirui Xu, Fuxun Yu, Chenchen Liu, Xiang Chen:
ReForm: Static and Dynamic Resource-Aware DNN Reconfiguration Framework for Mobile Device. 183 - Bharath Srinivas Prabakaran, Semeen Rehman, Muhammad Shafique:
XBioSiP: A Methodology for Approximate Bio-Signal Processing at the Edge. 184 - Alireza Mahzoon, Daniel Große, Rolf Drechsler:
RevSCA: Using Reverse Engineering to Bring Light into Backward Rewriting for Big and Dirty Multipliers. 185 - Rehab Massoud, Hoang M. Le, Peter Chini, Prakash Saivasan, Roland Meyer, Rolf Drechsler:
Temporal Tracing of On-Chip Signals using Timeprints. 186 - Michael Schwarz, Raphael Stahl, Daniel Müller-Gritschneder, Ulf Schlichtmann, Dominik Stoffel, Wolfgang Kunz:
ACCESS: HW/SW Co-Equivalence Checking for Firmware Optimization. 187 - Vladimir Herdt, Daniel Große, Hoang M. Le, Rolf Drechsler:
Early Concolic Testing of Embedded Binaries with Virtual Prototypes: A RISC-V Case Study. 188 - Brendan L. West, Jian Zhou, Ronald G. Dreslinski, J. Brian Fowlkes, Oliver Kripfgans, Chaitali Chakrabarti, Thomas F. Wenisch:
Tetris: A Streaming Accelerator for Physics-Limited 3D Plane-Wave Ultrasound Imaging. 189 - Nimish Shah, Laura Isabel Galindez Olascoaga, Wannes Meert, Marian Verhelst:
ProbLP: A framework for low-precision probabilistic inference. 190 - Seungkyu Choi, Jaekang Shin, Yeongjae Choi, Lee-Sup Kim:
An Optimized Design Technique of Low-bit Neural Network Training for Personalization on IoT Devices. 191 - Hong Liu, Leibo Liu, Wenping Zhu, Qiang Li, Huiyu Mo, Shaojun Wei:
L-MPC: A LUT based Multi-Level Prediction-Correction Architecture for Accelerating Binary-Weight Hourglass Network. 192 - Runze Liu, Jianlei Yang, Yiran Chen, Weisheng Zhao:
eSLAM: An Energy-Efficient Accelerator for Real-Time ORB-SLAM on FPGA Platform. 193 - Shijun Gong, Jiajun Li, Wenyan Lu, Guihai Yan, Xiaowei Li:
ShuntFlow: An Efficient and Scalable Dataflow Accelerator Architecture for Streaming Applications. 194 - Xingchen Man, Leibo Liu, Jianfeng Zhu, Shaojun Wei:
A General Pattern-Based Dynamic Compilation Framework for Coarse-Grained Reconfigurable Architectures. 195 - Mahdi Nazm Bojnordi, Farhan Nasrullah:
ReTagger: An Efficient Controller for DRAM Cache Architectures. 196 - Aviral Shrivastava, Moslem Didehban:
Software Approaches for In-time Resilience. 197 - Eric Cheng, Daniel Mueller-Gritschneder, Jacob A. Abraham, Pradip Bose, Alper Buyuktosunoglu, Deming Chen, Hyungmin Cho, Yanjing Li, Uzair Sharif, Kevin Skadron, Mircea Stan, Ulf Schlichtmann, Subhasish Mitra:
Cross-Layer Resilience: Challenges, Insights, and the Road Ahead. 198 - Michael Werner, Keerthikumara Devarajegowda, Moomen Chaari, Wolfgang Ecker:
Increasing Soft Error Resilience by Software Transformation. 199 - Ruizhou Ding, Zeye Liu, Ting-Wu Chin, Diana Marculescu, R. D. (Shawn) Blanton:
FLightNNs: Lightweight Quantized Deep Neural Networks for Fast and Accurate Inference. 200 - Shubham Jain, Swagath Venkataramani, Vijayalakshmi Srinivasan, Jungwook Choi, Kailash Gopalakrishnan, Leland Chang:
BiScaled-DNN: Quantizing Long-tailed Datastructures with Two Scale Factors for Deep Neural Networks. 201 - Ying Wang, Shengwen Liang, Huawei Li, Xiaowei Li:
A None-Sparse Inference Accelerator that Distills and Reuses the Computation Redundancy in CNNs. 202 - Morteza Hosseini, Mark Horton, Hiren Paneliya, Uttej Kallakuri, Houman Homayoun, Tinoosh Mohsenin:
On the Complexity Reduction of Dense Layers from O(N2) to O(NlogN) with Cyclic Sparsely Connected Layers. 203 - Wonseok Choi, Dongyeob Shin, Jongsun Park, Swaroop Ghosh:
Sensitivity based Error Resilient Techniques for Energy Efficient Deep Neural Network Accelerators. 204 - Duy Thanh Nguyen, Nhut-Minh Ho, Ik-Joon Chang:
St-DRC: Stretchable DRAM Refresh Controller with No Parity-overhead Error Correction Scheme for Energy-efficient DNNs. 205 - Cong Hao, Xiaofan Zhang, Yuhong Li, Sitao Huang, Jinjun Xiong, Kyle Rupnow, Wen-Mei Hwu, Deming Chen:
FPGA/DNN Co-Design: An Efficient Design Methodology for IoT Intelligence on the Edge. 206 - Junzhong Shen, Deguang Wang, You Huang, Mei Wen, Chunyuan Zhang:
Scale-out Acceleration for 3D CNN-based Lung Nodule Segmentation on a Multi-FPGA System. 207 - Eric Finnerty, Zachary Sherer, Hang Liu, Yan Luo:
Dr. BFS: Data Centric Breadth-First Search on FPGAs. 208 - Jaeha Kung, Junki Park, Sehun Park, Jae-Joon Kim:
Peregrine: A Flexible Hardware Accelerator for LSTM with Limited Synaptic Connection Patterns. 209 - Yongchen Wang, Ying Wang, Huawei Li, Cong Shi, Xiaowei Li:
Systolic Cube: A Spatial 3D CNN Accelerator Architecture for Low Power Video Analysis. 210 - Jinhang Choi, Zeinab Hakimi, Philip Wootaek Shin, Jack Sampson, Vijaykrishnan Narayanan:
Context-Aware Convolutional Neural Network over Distributed System in Collaborative Computing. 211 - Shuo-Han Chen, Ming-Chang Yang, Yuan-Hao Chang:
The Best of Both Worlds: On Exploiting Bit-Alterable NAND Flash for Lifetime and Read Performance Optimization. 212 - Shunzhuo Wang, Fei Wu, Chengmo Yang, Jiaona Zhou, Changsheng Xie, Jiguang Wan:
WAS: Wear Aware Superblock Management for Prolonging SSD Lifetime. 213 - Fei Li, Youyou Lu, Zhongjie Wu, Jiwu Shu:
ASCache: An Approximate SSD Cache for Error-Tolerant Applications. 214 - Qiao Li, Liang Shi, Jun Yang, Youtao Zhang, Chun Jason Xue:
Leveraging Approximate Data for Robust Flash Storage. 215 - Jingsong Chen, Jinwei Liu, Gengjie Chen, Dan Zheng, Evangeline F. Y. Young:
MARCH: MAze Routing Under a Concurrent and Hierarchical Scheme for Buses. 216 - Chen-Hao Hsu, Shao-Chun Hung, Hao Chen, Fan-Keng Sun, Yao-Wen Chang:
A DAG-Based Algorithm for Obstacle-Aware Topology-Matching On-Track Bus Routing. 217 - Jihye Kwon, Matthew M. Ziegler, Luca P. Carloni:
A Learning-Based Recommender System for Autotuning Design Flows of Industrial High-Performance Processors. 218 - Cunxi Yu, Zhiru Zhang:
Painting on Placement: Forecasting Routing Congestion using Conditional Generative Adversarial Nets. 219 - Tao-Chun Yu, Shao-Yun Fang, Hsien-Shih Chiu, Kai-Shun Hu, Philip Hui-Yuh Tai, Cindy Chin-Fang Shen, Henry Sheng:
Pin Accessibility Prediction and Optimization with Deep Learning-based Pin Pattern Recognition. 220 - Bentian Jiang, Xiaopeng Zhang, Ran Chen, Gengjie Chen, Peishan Tu, Wei Li, Evangeline F. Y. Young, Bei Yu:
FIT: Fill Insertion Considering Timing. 221 - Jonathan Cruz, Prabhat Mishra, Swarup Bhunia:
The Metric Matters: The Art of Measuring Trust in Electronics. 222 - Hans Liljestrand, Thomas Nyman, Jan-Erik Ekberg, N. Asokan:
Authenticated Call Stack. 223 - Urbi Chatterjee, Pranesh Santikellur, Rajat Sadhukhan, Vidya Govindan, Debdeep Mukhopadhyay, Rajat Subhra Chakraborty:
United We Stand: A Threshold Signature Scheme for Identifying Outliers in PLCs. 224 - Sonal Yadav, Vijay Laxmi, Manoj Singh Gaur, Hemangee K. Kapoor:
Improving Static Power Efficiency via Placement of Network Demultiplexer over Control Plane of Router in Multi-NoCs. 225 - Manaar Alam, Debdeep Mukhopadhyay:
How Secure are Deep Learning Algorithms from Side-Channel based Reverse Engineering? 226 - Riadul Islam, Md Asif Shahjalal:
Predicting DRC Violations Using Ensemble Random Forest Algorithm. 227 - Kourosh Hakhamaneshi, Nick Werblun, Pieter Abbeel, Vladimir Stojanovic:
Analog Circuit Generator based on Deep Neural Network enhanced Combinatorial Optimization. 228 - Tsung-Wei Huang, Chun-Xun Lin, Martin D. F. Wong:
Distributed Timing Analysis at Scale. 229 - Onur Sahin, Assel Aliyeva, Hariharan Mathavan, Ayse K. Coskun, Manuel Egele:
Towards Practical Record and Replay for Mobile Applications. 230 - Zheng-Hong Zhang, Wei Chu, Shi-Yu Huang:
The Ping-Pong Tunable Delay Line In A Super-Resilient Delay-Locked Loop. 231 - Po-Cheng Pan, Chien-Chia Huang, Hung-Ming Chen:
An Efficient Learning-based Approach for Performance Exploration on Analog and RF Circuit Synthesis. 232 - Bahar Asgari, Ramyad Hadidi, Hyesoon Kim, Sudhakar Yalamanchili:
LODESTAR: Creating Locally-Dense CNNs for Efficient Inference on Systolic Arrays. 233 - Ramyad Hadidi, Jiashen Cao, Michael S. Ryoo, Hyesoon Kim:
Robustly Executing DNNs in IoT Systems Using Coded Distributed Computing. 234 - Pankaj Bhowmik, Md Jubaer Hossain Pantho, Christophe Bobda:
Visual Cortex Inspired Pixel-Level Re-configurable Processors for Smart Image Sensors. 235 - Shaohan Hu, Dmitri Maslov, Marco Pistoia, Jay M. Gambetta:
Efficient Circuits for Quantum Search over 2D Square Lattice Architecture. 236 - Chandan Kumar Jha, Joycee Mekie:
SEDA - Single Exact Dual Approximate Adders for Approximate Processors. 237 - Xiaoming Chen, Longxiang Yin, Bosheng Liu, Yinhe Han:
Merging Everything (ME): A Unified FPGA Architecture Based on Logic-in-Memory Techniques. 238 - Tianshi Wang, Leon Wu, Jaijeet Roychowdhury:
New Computational Results and Hardware Prototypes for Oscillator-based Ising Machines. 239 - Renhai Chen, Qiming Guan, Guohua Yan, Zhiyong Feng:
Internal Structure Aware RDF Data Management in SSDs. 240
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-03 20:33 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
