default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID20th COOL Chips 2017: Yokohama, Japan
- 2017 IEEE Symposium in Low-Power and High-Speed Chips, COOL Chips 2017, Yokohama, Japan, April 19-21, 2017. IEEE Computer Society 2017, ISBN 978-1-5386-3828-6
- Takumi Maruyama:
SPARC64TM XII: Fujitsu's latest 12 core processor for mission critical servers. 1-3 - Dongjoo Shin, Jinmook Lee, Jinsu Lee, Juhyoung Lee, Hoi-Jun Yoo:
An energy-efficient deep learning processor with heterogeneous multi-core architecture for convolutional neural networks and recurrent neural networks. 1-2 - Min-Kwan Kee, Seung-Jin Lee, Hyun-Su Seon, Jongsung Lee, Giho Park:
Intelligence Boosting Engine (IBE): A hardware accelerator for processing sensor fusion and machine learning algorithm for a sensor hub SoC. 1-3 - Hideharu Amano, Tadao Nakamura, Hiroaki Kobayashi, Hironori Kasahara, Yoshiaki Hagiwara, Jeffrey L. Burns, David Brash:
Panel discussions: "Cool chips for the next decade". 1-3 - Hayate Okuhara, Akram Ben Ahmed
, Johannes Maximilian Kühn, Hideharu Amano:
Leveraging asymmetric body bias control for low power LSI design. 1-3 - Masayuki Sato, Zentaro Sakai, Ryusuke Egawa, Hiroaki Kobayashi:
An Adjacent-Line-Merging Writeback Scheme for STT-RAM last-level caches. 1-2 - Takuya Toyoshima, Masayuki Sato, Ryusuke Egawa, Hiroaki Kobayashi:
An application-adaptive data allocation method for multi-channel memory. 1-3 - Yuya Omori, Takayuki Onishi, Hiroe Iwasaki, Atsushi Shimizu:
A 120 fps high frame rate real-time HEVC video encoder with parallel configuration scalable to 4K. 1-3 - Mihir N. Mody, Hetul Sanghvi, Niraj Nandan, Shashank Dabral, Rajasekhar Allu, Rajat Sagar, Kedar Chitnis, Jason Jones, Brijesh Jadhav, Sujith Shivalingappa, Aish Dubey:
A 216 GOPS flexible WDR Image Processor for ADAS SoC. 1-2 - Yu Pu, Giby Samson, Chunlei Shi, Dongkyu Park, Ken Easton, Rudy Beraha, J. Hadi, Mark Lin, E. Arvelo, J. Fatehi, J. Kumar, Moses Derkalousdian, P. Aghera, Adam Newham, H. Sheraji, Karam Chatha, R. McLaren, V. Ganesan, S. Namasivayam, Danny Butterfield, Ravi Shenoy, Rashid Attar:
Blackghost: An ultra-low-power all-in-one 28nm CMOS SoC for Internet-of-Things. 1-3 - Masanori Hayashikoshi, Hideyuki Noda, Hiroyuki Kawai, Koji Nii, Hiroyuki Kondo:
Low-power multi-sensor system with task scheduling and autonomous standby mode transition control for IoT applications. 1-3 - Keita Azegami, Hayate Okuhara, Hideharu Amano:
Body bias control for renewable energy source with a high inner resistance. 1-3
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2025-05-03 23:32 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
