default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDJens Lienig
Person information
SPARQL queries 
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
[c59]Andreas Krinke
, Robert Fischbach, Jens Lienig:
Layout Verification Using Open-Source Software. ISPD 2024: 137-142- [c58]Susann Rothe, Jens Lienig, Sachin S. Sapatnekar:
Stress-based Electromigration Modeling in IC Design: Moving from Theory to Practice. SMACD 2024: 1-4 - 2023
- [j13]Iris Hui-Ru Jiang, David G. Chinnery, Gracieli Posser, Jens Lienig:
Introduction to the Special Section on Advances in Physical Design Automation. ACM Trans. Design Autom. Electr. Syst. 28(5): 68:1-68:3 (2023) - [c57]Susann Rothe, Jens Lienig:
Combined Modeling of Electromigration, Thermal and Stress Migration in AC Interconnect Lines. ISPD 2023: 107-114 - 2022
- [j12]Sebastian Pech, René Richter, Jens Lienig:
Non-occlusive pumping principle for blood pump application. Autom. 70(11): 967-975 (2022) - [c56]Susann Rothe, Jens Lienig:
Reliability by Design: Avoiding Migration-Induced Failure in IC Interconnects. SBCCI 2022: 1-6 - [c55]Benjamin Prautsch, Thomas Markwirth, Frank Schenkel, Reimund Wittmann, Uwe Eichler, Jens Lienig:
A Multi-level Analog IC Design Flow for Fast Performance Estimation Using Template-based Layout Generators and Structural Models. SMACD 2022: 1-4 - 2021
- [c54]Andreas Krinke, Shubham Rai, Akash Kumar, Jens Lienig:
Exploring Physical Synthesis for Circuits based on Emerging Reconfigurable Nanotechnologies. ICCAD 2021: 1-9 - [c53]Jens Lienig, Susann Rothe, Matthias Thiele, Nikhil Rangarajan, Mohammed Ashraf, Mohammed Nabeel, Hussam Amrouch, Ozgur Sinanoglu, Johann Knechtel:
Toward Security Closure in the Face of Reliability Effects ICCAD Special Session Paper. ICCAD 2021: 1-9 - [e2]Jens Lienig, Laleh Behjat, Stephen Yang:
ISPD '21: International Symposium on Physical Design, Virtual Event, USA, March 22-24, 2021. ACM 2021, ISBN 978-1-4503-8300-4 [contents] - 2020
- [j11]Steve Bigalke, Jens Lienig:
Avoidance vs. repair: New approaches to increasing electromigration robustness in VLSI routing. Integr. 75: 189-198 (2020) - [c52]Tilman Horst, Robert Fischbach, Jens Lienig:
A Globally-optimized Co-design Approach for Heterogeneous Systems Using Convex Optimization. ECCTD 2020: 1-6 - [e1]William Swartz, Jens Lienig:
ISPD 2020: International Symposium on Physical Design, Taipei, Taiwan, March 29 - April 1, 2020, delayed to September 20-23, 2020. ACM 2020, ISBN 978-1-4503-7091-2 [contents]
2010 – 2019
- 2019
- [c51]Robert Fischbach, Tilman Horst, Jens Lienig:
A Graph-Based Model of Micro-Transfer Printing for Cost-Optimized Heterogeneous 2.5D Systems. 3DIC 2019: 1-6 - [c50]Robert Fischbach, Tilman Horst, Jens Lienig:
Assembly-Related Chip/Package Co-Design of Heterogeneous Systems Manufactured by Micro-Transfer Printing. DATE 2019: 956-959 - [c49]Andreas Krinke, Tilman Horst, Georg Gläser, Martin Grabmann, Tobias Markus, Benjamin Prautsch, Uwe Hatnik, Jens Lienig:
From Constraints to Tape-Out: Towards a Continuous AMS Design Flow. DDECS 2019: 1-10 - [c48]Axel Hald, Robert Wolf, Johannes Seelhorst, Jürgen Scheible, Jens Lienig, Stefan Tibus, Mike Schwarz:
Parasitic Extraction Methodology for MEMS Sensors with Active Devices. SMACD 2019: 221-224 - 2018
- [j10]Axel Hald, Pekka Herzogenrath, Jürgen Scheible, Jens Lienig, Johannes Seelhorst, Peter Brandl:
Full custom MEMS design: A new method for the analysis of motion-dependent parasitics. Integr. 63: 362-372 (2018) - [j9]Johann Knechtel, Jens Lienig, Ibrahim Abe M. Elfadel:
Multi-Objective 3D Floorplanning with Integrated Voltage Assignment. ACM Trans. Design Autom. Electr. Syst. 23(2): 22:1-22:27 (2018) - [c47]Sergii Osmolovskyi, Johann Knechtel, Igor L. Markov, Jens Lienig:
Optimal die placement for interposer-based 3D ICs. ASP-DAC 2018: 513-520 - [c46]Steve Bigalke, Jens Lienig, Göran Jerke, Jürgen Scheible, Roland Jancke:
The need and opportunities of electromigration-aware integrated circuit design. ICCAD 2018: 96 - [c45]Jens Lienig, Matthias Thiele:
The Pressing Need for Electromigration-Aware Physical Design. ISPD 2018: 144-151 - [c44]Steve Bigalke, Jens Lienig, Thorben Casper, Sebastian Schöps:
Increasing EM Robustness of Placement and Routing Solutions based on Layout-Driven Discretization. PRIME 2018: 89-92 - [c43]Steve Bigalke, Jens Lienig:
FLUTE-EM: Electromigration-Optimized Net Considering Topology Currents and Mechanical Stress. VLSI-SoC 2018: 225-230 - 2017
- [j8]Johann Knechtel, Ozgur Sinanoglu, Ibrahim Abe M. Elfadel, Jens Lienig, Cliff C. N. Sze:
Large-Scale 3D Chips: Challenges and Solutions for Design Automation, Testing, and Trustworthy Integration. IPSJ Trans. Syst. LSI Des. Methodol. 10: 45-62 (2017) - [c42]Axel Hald, Johannes Seelhorst, Pekka Herzogenrath, Jürgen Scheible, Jens Lienig:
A new method for the analysis of movement dependent parasitics in full custom designed MEMS sensors. SMACD 2017: 1-4 - [c41]Benjamin Prautsch, Uwe Eichler, Torsten Reich, Jens Lienig:
MESH: Explicit and flexible generation of analog arrays. SMACD 2017: 1-4 - [c40]Matthias Thiele, Steve Bigalke, Jens Lienig:
Exploring the use of the finite element method for electromigration analysis in future physical design. VLSI-SoC 2017: 1-6 - [c39]Matthias Thiele, Steve Bigalke, Jens Lienig:
Electromigration Analysis of VLSI Circuits Using the Finite Element Method. VLSI-SoC (Selected Papers) 2017: 133-152 - 2016
- [c38]Johann Knechtel, Jens Lienig:
Physical Design Automation for 3D Chip Stacks: Challenges and Solutions. ISPD 2016: 3-10 - [c37]Steve Bigalke, Jens Lienig:
Load-Aware Redundant Via Insertion for Electromigration Avoidance. ISPD 2016: 99-106 - [c36]Axel Hald, Johannes Seelhorst, Mathias Reimann, Jürgen Scheible, Jens Lienig:
A novel polygon-based circuit extraction algorithm for full custom designed MEMS sensors. SMACD 2016: 1-4 - [c35]Benjamin Prautsch, Uwe Eichler, Sunil Satish Rao, Bjorn Zeugmann, Ajith Puppala, Torsten Reich, Jens Lienig:
IIP framework: A tool for reuse-centric analog circuit design. SMACD 2016: 1-4 - 2015
- [j7]Johann Knechtel, Evangeline F. Y. Young, Jens Lienig:
Planning Massive Interconnects in 3-D Chips. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 34(11): 1808-1821 (2015) - [c34]Jürgen Scheible, Jens Lienig:
Automation of Analog IC Layout: Challenges and Solutions. ISPD 2015: 33-40 - 2014
- [c33]Johann Knechtel, Evangeline F. Y. Young, Jens Lienig:
Structural planning of 3D-IC interconnects by block alignment. ASP-DAC 2014: 53-60 - 2013
- [j6]Thomas Bödrich, Fabian Ehle, Michael Süßenbecker, Jens Lienig:
Novel moving-magnet electrodynamic feed units for small machine tools. Prod. Eng. 7(5): 497-501 (2013) - [c32]Andreas Krinke, Maximilian Mittag, Göran Jerke, Jens Lienig:
Extended constraint management for analog and mixed-signal IC design. ECCTD 2013: 1-4 - [c31]Andreas Krinke, Goeran Jerke, Jens Lienig:
Adaptive data model for efficient constraint handling in AMS IC design. ICECS 2013: 285-288 - [c30]Robert Fischbach, Johann Knechtel, Jens Lienig:
Utilizing 2D and 3D rectilinear blocks for efficient IP reuse and floorplanning of 3D-integrated systems. ISPD 2013: 11-16 - [c29]Jens Lienig:
Electromigration and its impact on physical design in future technologies. ISPD 2013: 33-40 - 2012
- [j5]Johann Knechtel, Igor L. Markov, Jens Lienig:
Assembling 2-D Blocks Into 3-D Chips. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(2): 228-241 (2012) - [c28]Johann Knechtel, Igor L. Markov, Jens Lienig, Matthias Thiele:
Multiobjective optimization of deadspace, a critical resource for 3D-IC integration. ICCAD 2012: 705-712 - 2011
- [b2]Andrew B. Kahng, Jens Lienig, Igor L. Markov, Jin Hu:
VLSI Physical Design - From Graph Partitioning to Timing Closure. Springer 2011, ISBN 978-90-481-9590-9, pp. I-XI, 1-310 - [c27]Andreas Krinke, Jens Lienig:
An ontology for constraints in custom IC design. ECCTD 2011: 338-340 - [c26]Robert Fischbach, Jens Lienig, Johann Knechtel:
Investigating modern layout representations for improved 3d design automation. ACM Great Lakes Symposium on VLSI 2011: 337-342 - [c25]Johann Knechtel, Igor L. Markov, Jens Lienig:
Assembling 2D blocks into 3D chips. ISPD 2011: 81-88 - [c24]Tilo Meister, Jens Lienig, Gisbert Thomke:
Interface optimization for improved routability in chip-package-board co-design. SLIP 2011: 1-8 - 2010
- [c23]Robert Fischbach, Jens Lienig, Matthias Thiele:
Solution space investigation and comparison of modern data structures for heterogeneous 3D designs. 3DIC 2010: 1-8 - [c22]Peter Schneider, Andy Heinig, Robert Fischbach, Jens Lienig, Sven Reitz, Jörn Stolle, Andreas Wilde:
Integration of multi physics modeling of 3D stacks into modern 3D data structures. 3DIC 2010: 1-6 - [c21]Göran Jerke, Jens Lienig:
Early-stage determination of current-density criticality in interconnects. ISQED 2010: 667-674
2000 – 2009
- 2009
- [c20]Ammar Nassaj, Jens Lienig, Goeran Jerke:
A new methodology for constraint-driven layout design of analog circuits. ICECS 2009: 996-999 - [c19]Göran Jerke, Jens Lienig:
Constraint-driven design: the next step towards analog design automation. ISPD 2009: 75-82 - [c18]Robert Fischbach, Jens Lienig, Tilo Meister:
From 3D circuit technologies and data structures to interconnect prediction. SLIP 2009: 77-84 - 2008
- [c17]Tilo Meister, Jens Lienig, Gisbert Thomke:
Novel Pin Assignment Algorithms for Components with Very High Pin Counts. DATE 2008: 837-842 - [c16]Ammar Nassaj, Jens Lienig, Göran Jerke:
A constraint-driven methodology for placement of analog and mixed-signal integrated circuits. ICECS 2008: 770-773 - [c15]Tilo Meister, Jens Lienig, Gisbert Thomke:
Universal Methodology to Handle Differential Pairs during Pin Assignment. VLSI-SoC (Selected Papers) 2008: 22-42 - 2006
- [c14]Jens Lienig:
introduction to electromigration-aware physical design. ISPD 2006: 39-46 - 2005
- [c13]Jens Lienig:
Interconnect and current density stress: an introduction to electromigration-aware design. SLIP 2005: 81-88 - [c12]Jens Lienig, Göran Jerke:
Electromigration-Aware Physical Design of Integrated Circuits. VLSI Design 2005: 77-82 - 2004
- [j4]Göran Jerke, Jens Lienig:
Hierarchical current-density verification in arbitrarily shaped metallization patterns of analog circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 23(1): 80-90 (2004) - [c11]Goeran Jerke, Jens Lienig, Jürgen Scheible:
Reliability-driven layout decompaction for electromigration failure avoidance in complex mixed-signal IC designs. DAC 2004: 181-184 - 2003
- [c10]Jens Lienig, Göran Jerke:
Current-driven wire planning for electromigration avoidance in analog circuits. ASP-DAC 2003: 783-788 - 2002
- [c9]Goeran Jerke, Jens Lienig:
Hierarchical Current Density Verification for Electromigration Analysis in Arbitrary Shaped Metallization Patterns of Analog Circuits. DATE 2002: 464-469 - [c8]Jens Lienig, Goeran Jerke, Thorsten Adler:
Electromigration Avoidance in Analog Circuits: Two Methodologies for Current-Driven Routing. ASP-DAC/VLSI Design 2002: 372- - 2001
- [c7]Jens Lienig, Goeran Jerke, Thorsten Adler:
AnalogRouter: a new approach of current-driven routing for analog circuits. DATE 2001: 819
1990 – 1999
- 1997
- [j3]Jens Lienig:
A parallel genetic algorithm for performance-driven VLSI routing. IEEE Trans. Evol. Comput. 1(1): 29-39 (1997) - [c6]Jens Lienig:
Channel and Switchbox Routing with Minimized Crosstalk - A Parallel Genetic Algorithm Approach. VLSI Design 1997: 27-31 - 1996
- [j2]Jens Lienig, Krishnaiyan Thulasiraman:
Gasbor: a Genetic Algorithm Approach for Solving the switchbox Routing Problem. J. Circuits Syst. Comput. 6(4): 359-374 (1996) - [c5]Jens Lienig, James P. Cohoon:
Genetic Algorithms Applied to the Physical Design of VLSI Circuits: A Survey. PPSN 1996: 839-848 - 1994
- [c4]Jens Lienig, Krishnaiyan Thulasiraman:
GASBOR: A Genetic Algorithm for Switchbox Routing in Integrated Circuits. Evo Workshops 1994: 187-200 - [c3]Jens Lienig, Holger Brandt:
An Evolutionary Algorithm for the Routing of Multi-Chip Modules. PPSN 1994: 588-597 - [c2]Jens Lienig, Krishnaiyan Thulasiraman:
A New Genetic Algorithm for the Channel Routing Problem. VLSI Design 1994: 133-136 - 1993
- [j1]Jens Lienig, Krishnaiyan Thulasiraman:
A Genetic Algorithm for Channel Routing in VLSI Circuits. Evol. Comput. 1(4): 293-311 (1993) - 1992
- [c1]Jens Lienig, Krishnaiyan Thulasiraman, M. N. S. Swamy:
Routing algorithms for multi-chip modules. EURO-DAC 1992: 286-291 - 1991
- [b1]Jens Lienig:
Ein Verdrahtungssystem für den rechnergestützten Layoutentwurf von Multichipträgern. Dresden University of Technology, Germany, 1991, ISBN 978-3-18-141909-0, pp. 1-142
Coauthor Index
aka: Goeran Jerke
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-12-03 20:26 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
