default search action

combined dblp search
author search
venue search
publication search

ask others

Ashwini A. Kulkarni

> Home > Persons

Person information

Other persons with a similar name

see FAQ

Why are some names followed by a four digit number?

SPARQL queries

run query for this person

or build your own?

Refine list

refinements active!

zoomed in on ?? of ?? records

view refined list in

export refined list as

showing all ?? records

2020 – today

see FAQ

What is the meaning of the colors in the publication lists?

2020
[c4]
- view
  authority control:
- export record
  dblp key:
  - conf/glvlsi/JoshiDKK20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/JoshiDKK20
Chirag Joshi, Palash Das, Ashwini A. Kulkarni, Hemangee K. Kapoor:
Dimming Hybrid Caches to Assist in Temperature Control of Chip MultiProcessors. ACM Great Lakes Symposium on VLSI 2020: 487-492

2010 – 2019

see FAQ

What is the meaning of the colors in the publication lists?

2018
[c3]
- view
  authority control:
- export record
  dblp key:
  - conf/glvlsi/KulkarniCMK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/KulkarniCMK18
Ashwini A. Kulkarni, Shounak Chakraborty, Shrinivas P. Mahajan, Hemangee K. Kapoor:
Utility Aware Snoozy Caches for Energy Efficient Chip Multi-Processors. ACM Great Lakes Symposium on VLSI 2018: 249-254
[c2]
- view
  authority control:
- export record
  dblp key:
  - conf/ised/KulkarniJRAMK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ised/KulkarniJRAMK18
Ashwini A. Kulkarni, Chirag Joshi, Khushboo Rani, Sukarn Agarwal, Shrinivas P. Mahajan, Hemangee K. Kapoor:
Towards Analysing the Effect of Snoozy Caches on the Temperature of Tiled Chip Multi-Processors. ISED 2018: 230-235
[c1]
- view
  authority control:
- export record
  dblp key:
  - conf/ises/KulkarniRAMK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ises/KulkarniRAMK18
Ashwini A. Kulkarni, Khushboo Rani, Sukarn Agarwal, Shrinivas P. Mahajan, Hemangee K. Kapoor:
Towards Analysing the Effect of Hybrid Caches on the Temperature of Tiled Chip Multi-Processors. iSES 2018: 52-57

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.