default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIET Circuits, Devices & Systems, Volume 6
Volume 6, Number 1, 2012
- Gholamreza Nikandish
, Ali Medi:
Analysis of integral non-linearity errors in two-step analogue-to-digital converters. 1-8 - Waldemar Jendernalik, Stanislaw Szczepanski, Slawomir Koziel:
Highly linear CMOS triode transconductor for VHF applications. 9-18 - Brian Sveistrup Jensen, Mahdi M. Khafaji, Tom K. Johansen, Viktor Krozer, Johann-Christoph Scheytt:
Twelve-bit 20-GHz reduced size pipeline accumulator in 0.25 μm SiGe: C technology for direct digital synthesiser applications. 19-27 - Angsuman Sarkar, Swapnadip De, Anup Dey, Chandan Kumar Sarkar:
1/f noise and analogue performance study of short-channel cylindrical surrounding gate MOSFET using a new subthreshold analytical pseudo-two-dimensional model. 28-34 - Shivam Priyadarshi, T. Robert Harris, Samson Melamed, Carlos Tadeo Ortega Otero, Nikhil Kriplani, Carlos E. Christoffersen, Rajit Manohar, Steven R. Dooley, W. Rhett Davis, Paul D. Franzon, Michael B. Steer:
Dynamic electrothermal simulation of three-dimensional integrated circuits using standard cell macromodels. 35-44 - Ankur Goel, Rohit K. Sharma, A. K. Gupta:
Process variations aware area efficient negative bit-line voltage scheme for improving write ability of SRAM in nanometer technologies. 45-51 - Yu-Chun Lin, Shyh-Jye Jou, Muh-Tian Shiue:
High throughput concurrent lookahead adaptive decision feedback equaliser. 52-62 - Walter Ciccognani, Sergio Colangeli, Ernesto Limiti, Patrick E. Longhi:
Noise measure-based design methodology for simultaneously matched multi-stage low-noise amplifiers. 63-70
Volume 6, Number 2, 2012
- Jaswinder Lota, Mohammed Al-Janabi, Izzet Kale:
Accurate stability prediction of one-bit higher-order delta-sigma modulators for multiple-sinusoidal inputs. 71-78 - Mahzad Azarmehr, Rashid Rashidzadeh, Majid Ahmadi:
Low-power oscillator for passive radio frequency identification transponders. 79-84 - Jaesung Lee:
Design methodology for on-chip bus architectures using system-on-chip network protocol. 85-94 - Ren-Li Chen, Hsin-Wen Ting, Soon-Jyh Chang:
Six-bit 2.7-GS/s 5.4-mW Nyquist complementary metal-oxide semiconductor digital-to-analogue converter for ultra-wideband transceivers. 95-102 - Sudhanshu Maheshwari, Bhartendu Chaturvedi:
High-input low-output impedance all-pass filters using one active element. 103-110 - Julien Brochet, Bernard Aventurier, François Templier:
Stability of hydrogenated polymorphous silicon thin-film transistors under DC electrical stress. 113-117 - Jong Woo Jin, Maher Oudwan, Dmitri Daineka, Oumkelthoum Moustapha, Yvan Bonnassieux:
Parameter extraction method for universal amorphous silicon thin-film transistors simulation program with integrated circuit emphasis model. 118-121 - Munira Raja, William Eccleston:
Analytical device models for disordered organic Schottky diodes and thin-film transistors for circuit simulations. 122-129 - Alejandra Castro-Carranza, Magali Estrada, Jairo C. Nolasco, Antonio Cerdeira, Lluís F. Marsal, Benjamín Iñíguez, Josep Pallarès:
Organic thin-film transistor bias-dependent capacitance compact model in accumulation regime. 130-135 - Rodrigo Picos, Eugenio García-Moreno, Miquel Roca, Benjamín Iñíguez, Magali Estrada, Antonio Cerdeira:
Optimised design of an organic thin-film transistor amplifier using the gm/ID methodology. 136-140
Volume 6, Number 3, 2012
- Kalyan Mondal, Sanjit K. Mitra:
Non-recursive decimation filters with arbitrary integer decimation factors. 141-151 - Salvatore Pontarelli, Adelio Salsano:
On the use of Karatsuba formula to detect errors in GF((2(sup)n(/sup))(sup)2(/sup)) multipliers. 152-158 - Kasim K. Abdalla, Data Ram Bhaskar, Raj Senani:
Configuration for realising a current-mode universal filter and dual-mode quadrature single resistor controlled oscillator. 159-167 - Jaewon Choi, Chulhun Seo:
High-Q metamaterial interdigital transmission line based on complementary spiral resonators for low phase noise voltage-controlled oscillator. 168-175 - Sami Barmada, Antonino Musolino, Rocco Rizzo, Mauro Tucci:
Multi-resolution based sensitivity analysis of complex non-linear circuits. 176-186 - Peyman Ahmadi, Brent Maundy, Ahmed S. Elwakil, Leonid Belostotski:
High-quality factor asymmetric-slope band-pass filters: A fractional-order capacitor approach. 187-197 - Hao Luo, Yan Han, Ray C. C. Cheung, Guo Liang, Dazhong Zhu:
Subthreshold CMOS voltage reference circuit with body bias compensation for process variation. 198-203 - Samar K. Saha:
Non-linear coupling voltage of split-gate flash memory cells with additional top coupling gate. 204-210
Volume 6, Number 4, 2012
- Haneefa Saleem, Shreepad Karmalkar:
Closed-form model for the open circuit voltage of solar cells with shunt resistance, bias-dependent photocurrent and double exponential terms. 211-217 - Surendra S. Rathod, Ashok K. Saxena, Sudeb Dasgupta:
Analysis of double-gate FinFET-based address decoder for radiation-induced single-event-transients. 218-226 - Yeu-Horng Shiau, Hung-Yu Yang, Pei-Yin Chen, Shi-Gi Huang:
Power-efficient decoder implementation based on state transparent convolutional codes. 227-234 - Yung-Shan Chou, Chun-Chen Lin, Hsin-Liang Chen, Jen-Shiun Chiang:
Heuristic finite-impulse-response filter design for cascaded ΣΔ modulators with finite amplifier gain. 235-245 - Ling-feng Shi, Y. J. Chang, Hui-sen He, H. Y. Nie, Y. R. Zhao:
Design of rectifier diode temperature compensation circuit in flyback converter. 246-251 - Morteza Gholipour, Nasser Masoumi:
Efficient inclusive analytical model for delay estimation of multi-walled carbon nanotube interconnects. 252-259 - Hiroshi Makino, Shunji Nakata, Hirotsugu Suzuki, Shin'ichiro Mutoh, Masayuki Miyama, Tsutomu Yoshimura, Shuhei Iwade, Yoshio Matsuda:
Utilising the normal distribution of the write noise margin to easily predict the SRAM write yield. 260-270
Volume 6, Number 5, 2012
- Hossein Aghababa, Alireza Khosropour, Ali Afzali-Kusha, Behjat Forouzandeh, Massoud Pedram:
Statistical estimation of leakage power dissipation in nano-scale complementary metal oxide semiconductor digital circuits using generalised extreme value distribution. 273-278 - Ahmed Yasir Dogan, Jeremy Constantin, David Atienza, Andreas Burg, Luca Benini:
Low-power processor architecture exploration for online biomedical signal analysis. 279-286 - Ons Mbarek, Alain Pegatoquet, Michel Auguin:
Using unified power format standard concepts for power-aware design and verification of systems-onchip at transaction level. 287-296 - Lars Schor, Hoeseok Yang, Iuliana Bacivarov, Lothar Thiele:
Worst-case temperature analysis for different resource models. 297-307 - Amir-Mohammad Rahmani, Kameswar Rao Vaddina, Khalid Latif, Pasi Liljeberg, Juha Plosila, Hannu Tenhunen:
Design and management of high-performance, reliable and thermal-aware 3D networks-on-chip. 308-321 - Ignacio Arnaldo, José Luis Risco-Martín, José Luis Ayala, José Ignacio Hidalgo:
Power profiling-guided floorplanner for 3D multi-processor systems-on-chip. 322-329 - Ning Chen, Bing Li, Ulf Schlichtmann:
Iterative timing analysis based on nonlinear and interdependent flipflop modelling. 330-337 - Tomislav Matic, Tomislav Svedek, Davor Vinko:
Integrator clamping for asynchronous sigma-delta modulator central frequency increment. 338-346 - Bruno Vaquie, Sébastien Tiran, Philippe Maurine:
Secure D flip-flop against side channel attacks. 347-354 - Omer Khan, Sandip Kundu:
Empirical model for cooperative resizing of processor structures to exploit power-performance efficiency at runtime. 355-365 - Hossein Karimiyan Alidash, Andrea Calimera, Alberto Macii, Enrico Macii, Massimo Poncino:
On-chip process variation-tracking through an all-digital monitoring architecture. 366-373
Volume 6, Number 6, 2012
- Kang-Yeob Park, Wonseok Oh, Yun-Sik Lee, Woo-Young Choi:
Fully integrated serial-link receiver with optical interface for long-haul display interconnects. 375-385 - Graziella Scandurra, Gianluca Cannatà, Carmine Ciofi:
Wide bandwidth pythagorean rectifier. 386-396 - Iman Kianpour, Majid Baghaei Nejad, Li-Rong Zheng:
78 nW ultra-low-power 17 kS/s two-step-successive approximation register analogue-to-digital converter for RFID and sensing applications. 397-405 - M. A. Arafat, A. B. M. Harun-ur Rashid:
A novel 7 Gbps low-power CMOS ultra-wideband pulse generator. 406-412 - Joaquim A. R. Azevedo, Filipe E. S. Santos:
Energy harvesting from wind and water for autonomous wireless sensor nodes. 413-420 - Hussain A. Alzaher, Osama Al-Ees, Noman Tasadduq:
Programmable multi-gain current amplifier. 421-428 - Bishnu Prasad Das, Hidetoshi Onodera:
Area-efficient reconfigurable-array-based oscillator for standard cell characterisation. 429-436 - Najoua Chalbi, Mohamed Boubaker, Mohamed Bedoui Hedi:
Power estimation model based on grouping components in field-programmable gate array circuit. 437-446 - Syed Askari, Mehrdad Nourani:
Design methodology for mitigating transient errors in analogue and mixed-signal circuits. 447-456 - L. Wen, Z. Li, Y. Li:
High-performance dynamic circuit techniques with improved noise immunity for address decoders. 457-464 - Siwen Liang, William Redman-White:
Integrated CMOS wide tuning range integer-N frequency synthesiser for spectrum monitoring functions in cognitive radio systems. 465-472
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-12 20:49 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
