dblp: A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology.

"A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction ..."

Won-Joo Yun et al. (2008)

Details and statistics

DOI: 10.1109/ISSCC.2008.4523167

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

Open Alex

Please note: Providing information about references and citations is only possible thanks to to the open metadata APIs provided by crossref.org and opencitations.net. If citation data of your publications is not openly available yet, then please consider asking your publisher to release your citation data to the public. For more information please see the Initiative for Open Citations (I4OC). Please also note that there is no way of submitting missing references or citation data directly to dblp.

Please also note that this feature is work in progress and that it is still far from being perfect. That is, in particular,

JavaScript is requires in order to retrieve and display any references and citations for this record.