default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDZvonko G. Vranesic
Person information
- affiliation: University of Toronto, Canada
SPARQL queries 
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2010 – 2019
- 2013
[j39]Franjo Plavec, Zvonko G. Vranesic, Stephen Dean Brown:
Exploiting Task- and Data-Level Parallelism in Streaming Applications Implemented in FPGAs. ACM Trans. Reconfigurable Technol. Syst. 6(4): 16:1-16:37 (2013)
2000 – 2009
- 2009
- [c39]Franjo Plavec, Zvonko G. Vranesic, Stephen Dean Brown:
Enhancements to FPGA design methodology using streaming. FPL 2009: 294-301 - 2008
- [c38]Franjo Plavec, Zvonko G. Vranesic, Stephen Dean Brown:
Towards Compilation of Streaming Programs into FPGA Hardware. FDL 2008: 67-72 - [c37]Franjo Plavec, Zvonko G. Vranesic, Stephen Dean Brown:
Stream Programming for FPGAs. FDL (Selected Papers) 2008: 241-253 - 2007
- [c36]Franjo Plavec, Zvonko G. Vranesic, Stephen Dean Brown:
On Digital Search Trees - A Simple Method for Constructing Balanced Binary Trees. ICSOFT (PL/DPS/KE/MUSE) 2007: 61-68 - 2006
- [j38]Valavan Manohararajah, Stephen Dean Brown, Zvonko G. Vranesic:
Heuristics for Area Minimization in LUT-Based FPGA Technology Mapping. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(11): 2331-2340 (2006) - [c35]Blair Fort, Davor Capalija, Zvonko G. Vranesic, Stephen Dean Brown:
A Multithreaded Soft Processor for SoPC Area Reduction. FCCM 2006: 131-142 - [c34]Valavan Manohararajah, Stephen Dean Brown, Zvonko G. Vranesic:
Adaptive FPGAs: High-Level Architecture and a Synthesis Method. FPL 2006: 1-8 - 2005
- [c33]Franjo Plavec, Blair Fort, Zvonko G. Vranesic, Stephen Dean Brown:
Experiences with Soft-Core Processor Design. IPDPS 2005 - 2003
- [j37]Debatosh Debnath, Zvonko G. Vranesic:
A fast algorithm for OR-AND-OR synthesis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 22(9): 1166-1176 (2003) - [c32]Zvonko G. Vranesic, Stephen Dean Brown:
Use of HDLs in teaching of computer hardware courses. WCAE 2003: 16 - 2002
- [j36]Zeljko Zilic, Zvonko G. Vranesic:
A Deterministic Multivariate Interpolation Algorithm for Small Finite Fields. IEEE Trans. Computers 51(9): 1100-1105 (2002) - [c31]Valavan Manohararajah, Terry P. Borer, Stephen Dean Brown, Zvonko G. Vranesic:
Automatic Partitioning for Improved Placement and Routing in Complex Programmable Logic Devices. FPL 2002: 232-241 - 2001
- [j35]Steven J. E. Wilton, Jonathan Rose, Zvonko G. Vranesic:
Structural analysis and generation of synthetic digital circuits with memory. IEEE Trans. Very Large Scale Integr. Syst. 9(1): 223-226 (2001) - 2000
- [c30]R. Grindley, Tarek S. Abdelrahman, Stephen Dean Brown, S. Caranci, D. DeVries, Benjamin Gamsa, A. Grbic, M. Gusat, R. Ho, Orran Krieger, Guy G. Lemieux, K. Loveless, Naraig Manjikian, P. McHardy, Sinisa Srbljic, Michael Stumm, Zvonko G. Vranesic, Zeljko Zilic:
The NUMAchine Multiprocessor. ICPP 2000: 487-496
1990 – 1999
- 1999
- [j34]Keith I. Farkas, Paul Chow, Norman P. Jouppi, Zvonko G. Vranesic:
The Multicluster Architecture: Reducing Processor Cycle Time Through Partitioning. Int. J. Parallel Program. 27(5): 327-356 (1999) - [j33]Steven J. E. Wilton, Jonathan Rose, Zvonko G. Vranesic:
The memory/logic interface in FPGAs with large embedded memory arrays. IEEE Trans. Very Large Scale Integr. Syst. 7(1): 80-91 (1999) - 1998
- [j32]Zeljko Zilic, Zvonko G. Vranesic:
Using Decision Diagrams to Design ULMs for FPGAs. IEEE Trans. Computers 47(9): 970-982 (1998) - [c29]A. Grbic, Stephen Dean Brown, S. Caranci, R. Grindley, M. Gusat, Guy G. Lemieux, K. Loveless, Naraig Manjikian, Sinisa Srbljic, Michael Stumm, Zvonko G. Vranesic, Zeljko Zilic:
Design and Implementation of the NUMAchine Multiprocessor. DAC 1998: 66-69 - [c28]Zvonko G. Vranesic:
The FPGA Challenge. ISMVL 1998: 121-127 - 1997
- [j31]Sinisa Srbljic, Zvonko G. Vranesic, Michael Stumm
, Leo Budin:
Analytical Prediction of Performance for Cache Coherence Protocols. IEEE Trans. Computers 46(11): 1155-1173 (1997) - [c27]Steven J. E. Wilton, Jonathan Rose, Zvonko G. Vranesic:
Memory-to-Memory Connection Structures in FPGAs with Embedded Memory Arrays. FPGA 1997: 10-16 - [c26]Keith I. Farkas, Paul Chow, Norman P. Jouppi, Zvonko G. Vranesic:
Memory-System Design Considerations for Dynamically-Scheduled Processors. ISCA 1997: 133-143 - [c25]Keith I. Farkas, Paul Chow, Norman P. Jouppi, Zvonko G. Vranesic:
The Multicluster Architecture: Reducing Cycle Time Through Partitioning. MICRO 1997: 149-159 - 1996
- [j30]Stephen Dean Brown, Muhammad M. Khellah, Zvonko G. Vranesic:
Minimizing FPGA Interconnect Delays. IEEE Des. Test Comput. 13(4): 16-23 (1996) - [c24]Stephen Dean Brown, Naraig Manjikian, Zvonko G. Vranesic, S. Caranci, A. Grbic, R. Grindley, M. Gusat, K. Loveless, Zeljko Zilic, Sinisa Srbljic:
Experience in Designing a Large-scale Multiprocessor using Field-Programmable Devices and Advanced CAD Tools. DAC 1996: 427-432 - [c23]Zeljko Zilic, Zvonko G. Vranesic:
Using BDDs to Design ULMs for FPGAs. FPGA 1996: 24-30 - [c22]Zeljko Zilic, Zvonko G. Vranesic:
New Interpolation Algorithms for Multiple-Valued Reed-Muller Forms. ISMVL 1996: 16-23 - 1995
- [j29]Zeljko Zilic, Zvonko G. Vranesic:
A Multiple-Valued Reed-Muller Transform for Incompletely Specified Functions. IEEE Trans. Computers 44(8): 1012-1020 (1995) - [j28]Keith I. Farkas, Zvonko G. Vranesic, Michael Stumm:
Scalable cache consistency for hierarchically structured multiprocessors. J. Supercomput. 8(4): 345-369 (1995) - [c21]Muhammad Jaseemuddin, Zvonko G. Vranesic:
Bidirectional Ring: An Alternative to the Hierarchy of Unidirectional Rings. Euro-Par 1995: 567-578 - [c20]Steven J. E. Wilton, Jonathan Rose, Zvonko G. Vranesic:
Architecture of Centralized Field-Configurable Memory. FPGA 1995: 97-103 - [c19]Zeljko Zilic, Zvonko G. Vranesic:
Reed-Muller Forms for Incompletely Specified Functions via Sparse Polynomial Interpolation. ISMVL 1995: 36-43 - 1994
- [c18]Sinisa Srbljic, Zvonko G. Vranesic, Leo Budin:
Performance Prediction for Different Consistency Schemes in Distributed Shared Memory Systems. HPDC 1994: 295-302 - [c17]Alireza Kaviani, Zvonko G. Vranesic:
On Scheduling in Multiprocessor Systems Using Fuzzy Logic. ISMVL 1994: 141-147 - 1993
- [j27]Michiel van de Panne, Eugene Fiume, Zvonko G. Vranesic:
Physically Based Modeling and Control of Turning. CVGIP Graph. Model. Image Process. 55(6): 507-521 (1993) - [j26]Stephen Dean Brown, Jonathan Rose, Zvonko G. Vranesic:
A stochastic model to predict the routability of field-programmable gate arrays. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 12(12): 1827-1838 (1993) - [c16]Zeljko Zilic, Zvonko G. Vranesic:
Current-Mode CMOS Galois Field Circuits. ISMVL 1993: 245-250 - [c15]Steven J. E. Wilton, Zvonko G. Vranesic:
Architectural Support for Block Transfers in a Shared-Memory Multiprocessor. SPDP 1993: 51-55 - 1992
- [j25]Stephen Dean Brown, Jonathan Rose, Zvonko G. Vranesic:
A detailed router for field-programmable gate arrays. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 11(5): 620-628 (1992) - [c14]Konrad Lei, Zvonko G. Vranesic:
Towards the Realization of 4-Valued CMOS Circuits. ISMVL 1992: 104-110 - [c13]Keith I. Farkas, Zvonko G. Vranesic, Michael Stumm:
Cache Consistency in Hierarchical-Ring-Based Multiprocessors. SC 1992: 348-357 - 1991
- [j24]Zvonko G. Vranesic, Michael Stumm, David M. Lewis, Ron White:
Hector: A Hierarchically Structured Shared-memory Multiprocessor. Computer 24(1): 72-79 (1991) - [j23]Mostafa I. H. Abd-El-Barr, Zvonko G. Vranesic, Safwat G. Zaky:
Algorithmic Synthesis of MVL Functions for CCD Implementation. IEEE Trans. Computers 40(8): 977-986 (1991) - [c12]Robert J. Francis, Jonathan Rose, Zvonko G. Vranesic:
Chortle-crf: Fast Technology Mapping for Lookup Table-Based FPGAs. DAC 1991: 227-233 - [c11]Robert J. Francis, Jonathan Rose, Zvonko G. Vranesic:
Technology Mapping on Lookup Table-Based FPGAs for Performance. ICCAD 1991: 568-571 - [c10]Zvonko G. Vranesic, V. Carl Hamacher, A. K. Sanwalka, Safwat G. Zaky:
A Hybrid Token/Insertion Ring LAN. INFOCOM 1991: 211-220 - [c9]Konrad Lei, Zvonko G. Vranesic:
On the Synthesis of 4-Valued Current Mode CMOS Circuits. ISMVL 1991: 147-155 - [e1]Zvonko G. Vranesic:
Proceedings of the 18th Annual International Symposium on Computer Architecture. Toronto, Canada, May, 27-30 1991. ACM 1991, ISBN 0-89791-394-9 [contents] - 1990
- [b1]V. Carl Hamacher, Zvonko G. Vranesic, Safwat G. Zaky:
Computer organization, 3rd Edition. McGraw-Hill computer science series, McGraw-Hill 1990, ISBN 978-0-07-025685-9, pp. I-XX, 1-617 - [j22]Mostafa I. H. Abd-El-Barr, Zvonko G. Vranesic:
Cost Reduction in the CCD Realization of MVMT Function. IEEE Trans. Computers 39(5): 702-706 (1990) - [c8]Stephen Dean Brown, Jonathan Rose, Zvonko G. Vranesic:
A Detailed Router for Field-Programmable Gate Arrays. ICCAD 1990: 382-385 - [c7]Lap-kong Chan, Zvonko G. Vranesic:
TORMLAN - A Multichannel Local Area Network Protocol. INFOCOM 1990: 756-765 - [c6]Safwat G. Zaky, Zvonko G. Vranesic, Mostafa I. H. Abd-El-Barr:
Step-Wise Synthesis of CCD MVL Functions. ISMVL 1990: 300-307 - [c5]Michiel van de Panne, Eugene Fiume, Zvonko G. Vranesic:
Reusable motion synthesis using state-space controllers. SIGGRAPH 1990: 225-234
1980 – 1989
- 1989
- [j21]Chu Phoon Chong, Kenneth C. Smith, Zvonko G. Vranesic:
Using active components to perform voltage division in digital-to-analog conversion. IEEE J. Solid State Circuits 24(4): 999-1002 (1989) - 1988
- [j20]Jonathan Rose, W. Martin Snelgrove, Zvonko G. Vranesic:
Parallel standard cell placement algorithms with quality equivalent to simulated annealing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 7(3): 387-396 (1988) - 1986
- [j19]Wayne M. Loucks, William I. Kwak, Zvonko G. Vranesic:
Implementation of a Dynamic Address Assignment Protocol in a Local Area Network. Comput. Networks 11: 133-146 (1986) - [j18]Mostafa I. H. Abd-El-Barr, Safwat G. Zaky, Zvonko G. Vranesic:
Synthesis of Multivalued Multithreshold Functions for CCD Implementation. IEEE Trans. Computers 35(2): 124-133 (1986) - 1985
- [j17]Jonathan Rose, Wayne M. Loucks, Zvonko G. Vranesic:
FERMTOR: A Tunable Multiprocessor Architecture. IEEE Micro 5(4): 5-17 (1985) - 1984
- [j16]Kuang-Wei Chiang, Zvonko G. Vranesic:
Comments on "Fault Diagnosis of MOS Combinational Networks". IEEE Trans. Computers 33(10): 947 (1984) - 1983
- [j15]Kuang-Wei Chiang, Zvonko G. Vranesic:
A Tree Representation of Combinational Networks. IEEE Trans. Computers 32(3): 315-319 (1983) - [j14]Paul Chow, Zvonko G. Vranesic, Jui Lin Yen:
A Pipelined Distributed Arithmetic PFFT Processor. IEEE Trans. Computers 32(12): 1128-1136 (1983) - [c4]Kuang-Wei Chiang, Zvonko G. Vranesic:
On fault detection in CMOS logic networks. DAC 1983: 50-56 - 1981
- [j13]C. L. Lam, Zvonko G. Vranesic:
Key compression using segment strings. Inf. Syst. 6(2): 139-146 (1981) - [c3]Zvonko G. Vranesic, V. Carl Hamacher, Wayne M. Loucks, Safwat G. Zaky:
TORNET: A local area network. SIGCOMM 1981: 180-187 - 1980
- [j12]Zvonko G. Vranesic, Kenneth J. Thurber, Sperry Univac:
Teaching Computer Structures. Computer 13(6): 19-25 (1980) - [j11]Hussein T. Mouftah, Kenneth C. Smith, Zvonko G. Vranesic:
Ternary Rate-Multipliers. IEEE Trans. Computers 29(10): 929-931 (1980)
1970 – 1979
- 1978
- [j10]Zvonko G. Vranesic:
Review of Content addressable parallel processors by Caxton C. Foster. Van Nostrand Reinhold Co. 1976. SIGARCH Comput. Archit. News 7(1): 24 (1978) - [j9]A. Druzeta, Zvonko G. Vranesic:
A. Higher Radix Technique for Fault Detection in Many-Valued Multithreshold Networks. IEEE Trans. Computers 27(11): 1070-1073 (1978) - 1977
- [j8]Zvonko G. Vranesic:
Multiple-Valued Logic: An Introduction and Overview. IEEE Trans. Computers 26(12): 1181-1182 (1977) - [c2]F. M. Valenti, Zvonko G. Vranesic:
Experiences with CHUTE. ACM Annual Conference 1977: 474-478 - 1974
- [j7]Zvonko G. Vranesic, Kenneth C. Smith:
Engineering aspects of multi-valued logic systems. Computer 7(9): 34-41 (1974) - [j6]Donald A. Sheppard, Zvonko G. Vranesic:
Fault Detection of Binary Sequential Machines Using R-Valued Test Machines. IEEE Trans. Computers 23(4): 352-358 (1974) - [j5]A. Druzeta, Zvonko G. Vranesic, A. S. Sedra:
Application of Multithreshold Elements in the Realization of Many-Valued Logic Networks. IEEE Trans. Computers 23(11): 1194-1198 (1974) - 1973
- [c1]Zvonko G. Vranesic, V. Carl Hamacher, Y. Y. Leung:
Design of a Fully Variable - Length Structured Minicomputer. ISCA 1973: 251-255 - 1972
- [j4]Zvonko G. Vranesic, V. Carl Hamacher:
Ternary logic in parallel multipliers. Comput. J. 15(3): 254-258 (1972) - [j3]Zvonko G. Vranesic, K. M. Waliuzzaman:
Functional Transformation in Simplification of Multivalued Switching Functions. IEEE Trans. Computers 21(1): 102-105 (1972) - 1970
- [j2]K. M. Waliuzzaman, Zvonko G. Vranesic:
On Decomposition of Multi-Valued Switching Functions. Comput. J. 13(4): 359-362 (1970) - [j1]Zvonko G. Vranesic, E. Stewart Lee, Kenneth C. Smith:
A Many-Valued Algebra for Switching Systems. IEEE Trans. Computers 19(10): 964-971 (1970)
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-11-13 23:53 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
