default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDBenno Stabernack
Person information
- affiliation: Fraunhofer Institute for Telecommunications - Heinrich Hertz Institute (HHI), Berlin, Germany
- affiliation: University of Potsdam, Germany
SPARQL queries 
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
[c30]Philipp Kreowsky, Justin Knapheide, Benno Stabernack:
An Approach Towards Distributed DNN Training on FPGA Clusters. ARCS 2024: 18-32- [e1]Dietmar Fey
, Benno Stabernack, Stefan Lankes, Mathias Pacher, Thilo Pionteck:
Architecture of Computing Systems - 37th International Conference, ARCS 2024, Potsdam, Germany, May 14-16, 2024, Proceedings. Lecture Notes in Computer Science 14842, Springer 2024, ISBN 978-3-031-66145-7 [contents] - 2023
- [j12]Niklas Schelten, Fritjof Steinert, Justin Knapheide, Anton Schulte, Benno Stabernack:
A High-Throughput, Resource-Efficient Implementation of the RoCEv2 Remote DMA Protocol and its Application. ACM Trans. Reconfigurable Technol. Syst. 16(1): 5:1-5:23 (2023) - [c29]Fritjof Steinert, Benno Stabernack:
FPGA-Based Network-Attached Accelerators - An Environmental Life Cycle Perspective. ARCS 2023: 248-263 - [c28]Philipp Kreowsky, Justin Knapheide, Benno Stabernack:
Challenges Using FPGA Clusters for Distributed CNN Training. FPL 2023: 347-348 - [c27]Justin Knapheide, Philipp Kreowsky, Benno Stabernack:
Demonstrating NADA: A Workflow for Distributed CNN Training on FPGA Clusters. FPL 2023: 363 - [c26]Steffen Christgau, Dylan Everingham, Florian Mikolajczak, Niklas Schelten, Bettina Schnor, Max Schrötter, Benno Stabernack, Fritjof Steinert:
Enabling Communication with FPGA-based Network-attached Accelerators for HPC Workloads. SC Workshops 2023: 530-538 - 2022
- [j11]Fritjof Steinert, Benno Stabernack:
Architecture of a Low Latency H.264/AVC Video Codec for Robust ML based Image Classification. J. Signal Process. Syst. 94(7): 693-708 (2022) - [c25]Viktor Herrmann, Justin Knapheide, Fritjof Steinert, Benno Stabernack:
A YOLO v3-tiny FPGA Architecture using a Reconfigurable Hardware Accelerator for Real-time Region of Interest Detection. DSD 2022: 84-92 - [c24]Michal Stec, Benno Stabernack, Clemens Kubach:
Towards an optimal right-turn assistant system to avoid accidents with vulnerable traffic participants. MECO 2022: 1-5 - 2021
- [j10]Philipp Kreowsky, Benno Stabernack:
A Full-Featured FPGA-Based Pipelined Architecture for SIFT Extraction. IEEE Access 9: 128564-128573 (2021) - [c23]Benno Stabernack, Fritjof Steinert:
Architecture of a Low Latency H.264/AVC Video Codec for robust ML based Image Classification. DASIP 2021: 1-9 - [c22]Fritjof Steinert, Justin Knapheide, Benno Stabernack:
Demonstration of a Distributed Accelerator Framework for Energy-efficient ML Processing. FPL 2021: 386 - 2020
- [c21]Fritjof Steinert, Niklas Schelten, Anton Schulte, Benno Stabernack:
Hardware and Software Components towards the Integration of Network-Attached Accelerators into Data Centers. DSD 2020: 149-153 - [c20]Justin Knapheide, Benno Stabernack, Maximilian Kuhnke:
A High Throughput MobileNetV2 FPGA Implementation Based on a Flexible Architecture for Depthwise Separable Convolution. FPL 2020: 277-283 - [c19]Niklas Schelten, Fritjof Steinert, Anton Schulte, Benno Stabernack:
A High-Throughput, Resource-Efficient Implementation of the RoCEv2 Remote DMA Protocol for Network-Attached Hardware Accelerators. FPT 2020: 241-249 - [c18]Fritjof Steinert, Philipp Kreowsky, Eric L. Wisotzky, Christian Unger, Benno Stabernack:
A Hardware/Software Framework for the Integration of FPGA-based Accelerators into Cloud Computing Infrastructures. SmartCloud 2020: 23-28
2010 – 2019
- 2019
- [c17]Michal Stec, Viktor Herrmann, Benno Stabernack:
Using Time-of-Flight Sensors for People Counting Applications. DASIP 2019: 59-64 - [c16]Michal Stec, Viktor Herrmann, Benno Stabernack:
Multi-Sensor-Fusion System for People Counting Applications. SA 2019: 1-4 - 2018
- [j9]Christian Herglotz, Dominic Springer, Marc Reichenbach, Benno Stabernack, André Kaup:
Modeling the Energy Consumption of the HEVC Decoding Process. IEEE Trans. Circuits Syst. Video Technol. 28(1): 217-229 (2018) - 2017
- [j8]Jens Brandenburg, Benno Stabernack:
Simulation-based HW/SW co-exploration of the concurrent execution of HEVC intra encoding algorithms for heterogeneous multi-core architectures. J. Syst. Archit. 77: 26-42 (2017) - 2015
- [c15]Jens Brandenburg, Benno Stabernack:
Exploring the concurrent execution of HEVC intra encoding algorithms for heterogeneous multi core architectures. DASIP 2015: 1-8 - [c14]Benno Stabernack, Jan Moller, Jan Hahlbeck, Jens Brandenburg:
Demonstrating an FPGA implementation of a full HD real-time HEVC decoder with memory optimizations for range extensions support. DASIP 2015: 1-2 - 2014
- [j7]Martin Werner, Benno Stabernack, Christian Riechert:
Hardware implementation of a full HD real-time disparity estimation algorithm. IEEE Trans. Consumer Electron. 60(1): 66-73 (2014) - [j6]Denis Engelhardt, Jan Moller, Jan Hahlbeck, Benno Stabernack:
FPGA implementation of a full HD real-time HEVC main profile decoder. IEEE Trans. Consumer Electron. 60(3): 476-484 (2014) - [j5]Henryk Richter, Benno Stabernack, Volker Kühn:
Architectural Decomposition of Video Decoders by Meansof an Intermediate Data Stream Format. J. Signal Process. Syst. 75(1): 65-84 (2014) - [c13]Jan Hahlbeck, Benno Stabernack:
A 4k capable FPGA based high throughput binary arithmetic decoder for H.265/MPEG-HEVC. ICCE-Berlin 2014: 388-390 - 2013
- [j4]Heiko Hübert, Benno Stabernack, Frederik Zilly:
Architecture of a Low Latency Image Rectification Engine for Stereoscopic 3-D HDTV Processing. IEEE Trans. Circuits Syst. Video Technol. 23(5): 813-822 (2013) - [c12]Jens Brandenburg, Benno Stabernack:
Memory access analysis and optimization of a parallel H.264/SVC decoder for an embedded multi-core platform. DASIP 2013: 304-311 - 2012
- [c11]Jens Brandenburg, Benno Stabernack:
A Generic and Non-intrusive Profiling Methodology for SystemC Multi-core Platform Simulation Models. ARCS 2012: 135-146 - [c10]Henryk Richter, Benno Stabernack, Volker Kühn:
Architectural decomposition of video decoders for many core architectures. DASIP 2012: 1-8 - [c9]Cristina Silvano, William Fornaciari, Stefano Crespi-Reghizzi, Giovanni Agosta, Gianluca Palermo, Vittorio Zaccaria, Patrick Bellasi, Fabrizio Castro, Simone Corbetta, Ettore Speziale, Diego Melpignano, J. M. Zins, David Siorpaes, Heiko Hübert, Benno Stabernack, Jens Brandenburg, Martin Palkovic, Praveen Raghavan, Chantal Ykman-Couvreur, Alexandros Bartzas, Dimitrios Soudris, Torsten Kempf, Gerd Ascheid, Heinrich Meyr, Junaid Ansari, Petri Mähönen, Bart Vanthournout:
Parallel paradigms and run-time management techniques for many-core architectures: the 2PARMA approach. INA-OCMC@HiPEAC 2012: 39-42 - 2011
- [c8]Cristina Silvano, William Fornaciari, Stefano Crespi-Reghizzi, Giovanni Agosta, Gianluca Palermo, Vittorio Zaccaria, Patrick Bellasi, Fabrizio Castro, Simone Corbetta, Ettore Speziale, Diego Melpignano, J. M. Zins, Heiko Hübert, Benno Stabernack, Jens Brandenburg, Martin Palkovic, Praveen Raghavan, Chantal Ykman-Couvreur, Iraklis Anagnostopoulos, Alexandros Bartzas, Dimitrios Soudris, Torsten Kempf, Gerd Ascheid, Junaid Ansari, Petri Mähönen, Bart Vanthournout:
Invited paper: Parallel programming and run-time resource management framework for many-core platforms: The 2PARMA approach. ReCoSoC 2011: 1-7 - 2010
- [c7]Cristina Silvano, William Fornaciari, Stefano Crespi-Reghizzi, Giovanni Agosta, Gianluca Palermo, Vittorio Zaccaria, Patrick Bellasi, Fabrizio Castro, Simone Corbetta, Andrea Di Biagio, Ettore Speziale, Michele Tartara, Diego Melpignano, J. M. Zins, David Siorpaes, Heiko Hübert, Benno Stabernack, Jens Brandenburg, Martin Palkovic, Praveen Raghavan, Chantal Ykman-Couvreur, Alexandros Bartzas, Sotirios Xydis, Dimitrios Soudris, Torsten Kempf, Gerd Ascheid, Rainer Leupers, Heinrich Meyr, Junaid Ansari, Petri Mähönen, Bart Vanthournout:
2PARMA: Parallel Paradigms and Run-time Management Techniques for Many-Core Architectures. ISVLSI (Selected papers) 2010: 65-79 - [c6]Cristina Silvano, William Fornaciari, Stefano Crespi-Reghizzi, Giovanni Agosta, Gianluca Palermo, Vittorio Zaccaria, Patrick Bellasi, Fabrizio Castro, Simone Corbetta, Andrea Di Biagio, Ettore Speziale, Michele Tartara, David Siorpaes, Heiko Hübert, Benno Stabernack, Jens Brandenburg, Martin Palkovic, Praveen Raghavan, Chantal Ykman-Couvreur, Alexandros Bartzas, Sotirios Xydis, Dimitrios Soudris, Torsten Kempf, Gerd Ascheid, Rainer Leupers, Heinrich Meyr, Junaid Ansari, Petri Mähönen, Bart Vanthournout:
2PARMA: Parallel Paradigms and Run-Time Management Techniques for Many-Core Architectures. ISVLSI 2010: 494-499
2000 – 2009
- 2009
- [j3]Heiko Hübert, Benno Stabernack:
Profiling-Based Hardware/Software Co-Exploration for the Design of Video Coding Architectures. IEEE Trans. Circuits Syst. Video Technol. 19(11): 1680-1691 (2009) - [c5]Heiko Hübert, Benno Stabernack:
Power Modeling of an Embedded RISC Core for Function-Accurate Energy Profiling. MBMV 2009: 147-156 - 2008
- [c4]Henryk Richter, Benno Stabernack, Erika Müller:
Generic algorithms for motion compensation and transformation. Real-Time Image Processing 2008: 68110U - 2007
- [j2]Benno Stabernack, Kai-Immo Wels, Heiko Hübert:
A System on a Chip Architecture of an H.264/AVC Coprocessor for DVB-H and DMB Applications. IEEE Trans. Consumer Electron. 53(4): 1529-1536 (2007) - [c3]Heiko Hübert, Benno Stabernack, Kai-Immo Wels:
Performance and Memory Profiling for Embedded System Design. SIES 2007: 94-101 - 2004
- [c2]Heiko Hübert, Benno Stabernack, Henryk Richter:
Tool-aided performance analysis and optimization of multimedia applications. ESTIMedia 2004: 99-104 - 2003
- [c1]Corina Scheiter, Rainer Steffen, Markus Zeller, Rudi Knorr, Benno Stabernack, Kai-Immo Wels:
A system for QOS-enabled MPEG-4 video transmission over Bluetooth for mobile applications. ICME 2003: 789-792
1990 – 1999
- 1999
- [j1]Mladen Berekovic, Hans-Joachim Stolberg, Mark Bernd Kulaczewski, Peter Pirsch, Henning Möller, Holger Runge, Johannes Kneip, Benno Stabernack:
Instruction Set Extensions for MPEG-4 Video. J. VLSI Signal Process. 23(1): 27-49 (1999)
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-08-08 19:20 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
