default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDIEEE Computer Architecture Letters, Volume 12
Volume 12, Number 1, January - June 2013
- Kevin Skadron
:
Introducing the New Editor-in-Chief of the IEEE Computer Architecture Letters. 1 - José F. Martínez:
A Message from the New Editor-in-Chief and Introduction of New Associate Editors. 2-4 - Arash Tavakkol, Mohammad Arjomand, Hamid Sarbazi-Azad:
Network-on-SSD: A Scalable and High-Performance Communication Design Paradigm for SSDs. 5-8 - Guang Sun, Chia-Wei Chang, Bill Lin:
A New Worst-Case Throughput Bound for Oblivious Routing in Odd Radix Mesh Network. 9-12 - Burak Karsli, Pedro Reviriego, M. Fatih Balli, Oguz Ergin, Juan Antonio Maestro:
Enhanced Duplication: a Technique to Correct Soft Errors in Narrow Values. 13-16 - Michael J. Lyons, Gu-Yeon Wei, David M. Brooks:
Shrink-Fit: A Framework for Flexible Accelerator Sizing. 17-20 - Nam Duong, Alexander V. Veidenbaum:
Compiler-Assisted, Selective Out-Of-Order Commit. 21-24 - Siddharth Nilakantan, Steven J. Battle, Mark Hempstead:
Metrics for Early-Stage Modeling of Many-Accelerator Architectures. 25-28 - Christina Delimitrou, Christos Kozyrakis:
The Netflix Challenge: Datacenter Edition. 29-32
Volume 12, Number 2, July - December 2013
- José F. Martínez:
Editorial. 37-38 - Xun Jian, John Sartori, Henry Duwe, Rakesh Kumar:
High Performance, Energy Efficient Chipkill Correct Memory with Multidimensional Parity. 39-42 - Rakan Maddah, Sangyeun Cho, Rami G. Melhem:
Data Dependent Sparing to Manage Better-Than-Bad Blocks. 43-46 - Hanjoon Kim, Yonggon Kim, John Kim:
Clumsy Flow Control for High-Throughput Bufferless On-Chip Networks. 47-50 - Yi Kai, Yi Wang, Bin Liu:
GreenRouter: Reducing Power by Innovating Router's Architecture. 51-54 - Yongsoo Joo, Sangsoo Park:
A Hybrid PRAM and STT-RAM Cache Architecture for Extending the Lifetime of PRAM Caches. 55-58 - Emily R. Blem, Hadi Esmaeilzadeh, Renée St. Amant, Karthikeyan Sankaralingam, Doug Burger:
Multicore Model from Abstract Single Core Inputs. 59-62 - Pierre Michaud:
Demystifying multicore throughput metrics. 63-66 - Priyanka Tembey, Augusto Vega, Alper Buyuktosunoglu, Dilma Da Silva, Pradip Bose:
SMT Switch: Software Mechanisms for Power Shifting. 67-70
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-12-13 19:02 CET by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
