乐胖代购免代理版

{"id":"https://openalex.org/W2145202244","doi":"https://doi.org/10.5626/jcse.2013.7.1.53","title":"Bounding Worst-Case DRAM Performance on Multicore Processors","display_name":"Bounding Worst-Case DRAM Performance on Multicore Processors","publication_year":2013,"publication_date":"2013-03-30","ids":{"openalex":"https://openalex.org/W2145202244","doi":"https://doi.org/10.5626/jcse.2013.7.1.53","mag":"2145202244"},"language":"en","primary_location":{"is_oa":true,"landing_page_url":"https://doi.org/10.5626/jcse.2013.7.1.53","pdf_url":"http://koreascience.or.kr:80/article/JAKO201311637856893.pdf","source":{"id":"https://openalex.org/S2764945857","display_name":"Journal of Computing Science and Engineering","issn_l":"1976-4677","issn":["1976-4677","2093-8020"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true},"type":"article","type_crossref":"journal-article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"http://koreascience.or.kr:80/article/JAKO201311637856893.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021728589","display_name":"Yiqiang Ding","orcid":null},"institutions":[{"id":"https://openalex.org/I184840846","display_name":"Virginia Commonwealth University","ror":"https://ror.org/02nkdxk79","country_code":"US","type":"funder","lineage":["https://openalex.org/I184840846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiqiang Ding","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Virginia Commonwealth University, Richmond, VA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Virginia Commonwealth University, Richmond, VA, USA","institution_ids":["https://openalex.org/I184840846"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075464709","display_name":"Lan Wu","orcid":"https://orcid.org/0000-0002-1966-2501"},"institutions":[{"id":"https://openalex.org/I184840846","display_name":"Virginia Commonwealth University","ror":"https://ror.org/02nkdxk79","country_code":"US","type":"funder","lineage":["https://openalex.org/I184840846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lan Wu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Virginia Commonwealth University, Richmond, VA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Virginia Commonwealth University, Richmond, VA, USA","institution_ids":["https://openalex.org/I184840846"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061515087","display_name":"Wei Zhang","orcid":"https://orcid.org/0000-0002-7622-6714"},"institutions":[{"id":"https://openalex.org/I184840846","display_name":"Virginia Commonwealth University","ror":"https://ror.org/02nkdxk79","country_code":"US","type":"funder","lineage":["https://openalex.org/I184840846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Virginia Commonwealth University, Richmond, VA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Virginia Commonwealth University, Richmond, VA, USA","institution_ids":["https://openalex.org/I184840846"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.212,"has_fulltext":true,"fulltext_origin":"pdf","cited_by_count":8,"citation_normalized_percentile":{"value":0.695042,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":83,"max":84},"biblio":{"volume":"7","issue":"1","first_page":"53","last_page":"66"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9989,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9968,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.92586654},{"id":"https://openalex.org/keywords/bounding-overwatch","display_name":"Bounding overwatch","score":0.73672664},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.720095},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6451048},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance Improvement","score":0.41086593}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.92586654},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8920407},{"id":"https://openalex.org/C63584917","wikidata":"https://www.wikidata.org/wiki/Q333286","display_name":"Bounding overwatch","level":2,"score":0.73672664},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.720095},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7149603},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6451048},{"id":"https://openalex.org/C2779808786","wikidata":"https://www.wikidata.org/wiki/Q6664603","display_name":"Locality","level":2,"score":0.59140897},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42165253},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.41086593},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.28227562},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.15722236},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"is_oa":true,"landing_page_url":"https://doi.org/10.5626/jcse.2013.7.1.53","pdf_url":"http://koreascience.or.kr:80/article/JAKO201311637856893.pdf","source":{"id":"https://openalex.org/S2764945857","display_name":"Journal of Computing Science and Engineering","issn_l":"1976-4677","issn":["1976-4677","2093-8020"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true}],"best_oa_location":{"is_oa":true,"landing_page_url":"https://doi.org/10.5626/jcse.2013.7.1.53","pdf_url":"http://koreascience.or.kr:80/article/JAKO201311637856893.pdf","source":{"id":"https://openalex.org/S2764945857","display_name":"Journal of Computing Science and Engineering","issn_l":"1976-4677","issn":["1976-4677","2093-8020"],"is_oa":false,"is_in_doaj":false,"is_indexed_in_scopus":true,"is_core":true,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true},"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":18,"referenced_works":["https://openalex.org/W116663868","https://openalex.org/W1490174819","https://openalex.org/W1504046403","https://openalex.org/W2022540028","https://openalex.org/W2076285066","https://openalex.org/W2085806398","https://openalex.org/W2100787464","https://openalex.org/W2102871765","https://openalex.org/W2115172404","https://openalex.org/W2131825507","https://openalex.org/W2138037080","https://openalex.org/W2138952175","https://openalex.org/W2140040762","https://openalex.org/W2140183411","https://openalex.org/W2146218445","https://openalex.org/W2154695439","https://openalex.org/W2162222856","https://openalex.org/W2614852291"],"related_works":["https://openalex.org/W4297812927","https://openalex.org/W4293430534","https://openalex.org/W3150934690","https://openalex.org/W2800412005","https://openalex.org/W2741067476","https://openalex.org/W2342813629","https://openalex.org/W2335743642","https://openalex.org/W2154976966","https://openalex.org/W2083934844","https://openalex.org/W1976244802"],"abstract_inverted_index":{"Bounding":[0],"the":[1,27,36,53,57,64,77,88,91,98,102,111,127,132,146,152,163],"worst-case":[2,18,78],"DRAM":[3,28,39,43,49,67,79,93,118],"performance":[4],"for":[5,16,23],"a":[6,10,72,106],"real-time":[7],"application":[8],"is":[9,14,30,84],"challenging":[11],"problem":[12],"that":[13,116,126,145],"critical":[15],"computing":[17],"execution":[19],"time":[20],"(WCET),":[21],"especially":[22],"multicore":[24],"processors,":[25],"where":[26],"memory":[29],"usually":[31],"shared":[32],"by":[33,60,96,136,156],"all":[34],"of":[35,56,66,101,154],"cores.":[37],"Typically,":[38],"commands":[40],"from":[41,90],"consecutive":[42],"accesses":[44],"can":[45,130,149],"be":[46],"pipelined":[47],"on":[48,105,138,158],"devices":[50],"according":[51],"to":[52,75,86,162],"spatial":[54],"locality":[55],"data":[58],"fetched":[59],"them.":[61],"By":[62],"considering":[63],"effect":[65],"command":[68,119],"pipelining,":[69],"we":[70],"propose":[71],"basic":[73,128,164],"approach":[74,83,129,148],"bounding":[76],"performance.":[80],"An":[81],"enhanced":[82,147],"proposed":[85],"reduce":[87],"overestimation":[89],"invalid":[92],"access":[94],"sequences":[95],"checking":[97],"timing":[99],"order":[100],"co-running":[103],"applications":[104],"dual-core":[107],"processor.":[108],"Compared":[109],"with":[110],"conservative":[112],"approach,":[113],"which":[114],"assumes":[115],"no":[117],"pipelining":[120],"exists,":[121],"our":[122],"experimental":[123,141],"results":[124,142],"show":[125],"bound":[131],"WCET":[133,155],"more":[134],"tightly,":[135],"15.73%":[137],"average.":[139],"The":[140],"also":[143],"indicate":[144],"further":[150],"improve":[151],"tightness":[153],"4.23%":[157],"average":[159],"as":[160],"compared":[161],"approach.":[165]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2145202244","counts_by_year":[{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":5}],"updated_date":"2025-03-21T23:01:56.044356","created_date":"2016-06-24"}