{"id":"https://openalex.org/W4381245771","doi":"https://doi.org/10.48550/arxiv.2306.09501","title":"ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation","display_name":"ControlPULP: A RISC-V On-Chip Parallel Power Controller for Many-Core HPC Processors with FPGA-Based Hardware-In-The-Loop Power and Thermal Emulation","publication_year":2023,"publication_date":"2023-01-01","ids":{"openalex":"https://openalex.org/W4381245771","doi":"https://doi.org/10.48550/arxiv.2306.09501"},"language":"en","primary_location":{"is_oa":true,"landing_page_url":"https://arxiv.org/abs/2306.09501","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":["Cornell University"],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false},"type":"preprint","type_crossref":"posted-content","indexed_in":["arxiv","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/abs/2306.09501","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017154351","display_name":"Alessandro Ottaviano","orcid":"https://orcid.org/0009-0000-9924-3536"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"funder","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Alessandro Ottaviano","raw_affiliation_strings":["Integrated Systems Laboratory, ETH Z\u00fcrich, Gloriastrasse 35, Z\u00fcrich, 8092, Switzerland."],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, ETH Z\u00fcrich, Gloriastrasse 35, Z\u00fcrich, 8092, Switzerland.","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057338073","display_name":"Robert Balas","orcid":"https://orcid.org/0000-0002-7231-9315"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Robert Balas","raw_affiliation_strings":[],"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063229090","display_name":"Giovanni Bambini","orcid":"https://orcid.org/0000-0002-5248-1964"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"funder","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giovanni Bambini","raw_affiliation_strings":["DEI, University of Bologna, Viale Del Risorgimento 2, Bologna, 40136, Italy."],"affiliations":[{"raw_affiliation_string":"DEI, University of Bologna, Viale Del Risorgimento 2, Bologna, 40136, Italy.","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101970601","display_name":"Antonio Del Vecchio","orcid":"https://orcid.org/0000-0003-4566-5762"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"funder","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Antonio del Vecchio","raw_affiliation_strings":["DEI, University of Bologna, Viale Del Risorgimento 2, Bologna, 40136, Italy."],"affiliations":[{"raw_affiliation_string":"DEI, University of Bologna, Viale Del Risorgimento 2, Bologna, 40136, Italy.","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048259757","display_name":"Maicol Ciani","orcid":"https://orcid.org/0009-0003-7861-9129"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"funder","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Maicol Ciani","raw_affiliation_strings":["DEI, University of Bologna, Viale Del Risorgimento 2, Bologna, 40136, Italy."],"affiliations":[{"raw_affiliation_string":"DEI, University of Bologna, Viale Del Risorgimento 2, Bologna, 40136, Italy.","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023905268","display_name":"Davide Rossi","orcid":"https://orcid.org/0000-0002-0651-5393"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"funder","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Rossi","raw_affiliation_strings":["DEI, University of Bologna, Viale Del Risorgimento 2, Bologna, 40136, Italy."],"affiliations":[{"raw_affiliation_string":"DEI, University of Bologna, Viale Del Risorgimento 2, Bologna, 40136, Italy.","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"funder","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["DEI, University of Bologna, Viale Del Risorgimento 2, Bologna, 40136, Italy."],"affiliations":[{"raw_affiliation_string":"DEI, University of Bologna, Viale Del Risorgimento 2, Bologna, 40136, Italy.","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047906923","display_name":"Andrea Bartolini","orcid":"https://orcid.org/0000-0002-1148-2450"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"funder","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Andrea Bartolini","raw_affiliation_strings":["DEI, University of Bologna, Viale Del Risorgimento 2, Bologna, 40136, Italy."],"affiliations":[{"raw_affiliation_string":"DEI, University of Bologna, Viale Del Risorgimento 2, Bologna, 40136, Italy.","institution_ids":["https://openalex.org/I9360294"]}]}],"institution_assertions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":65},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9989,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5049353},{"id":"https://openalex.org/keywords/firmware","display_name":"Firmware","score":0.50067997},{"id":"https://openalex.org/keywords/power-budget","display_name":"Power budget","score":0.4281928}],"concepts":[{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6616708},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6120318},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.52153015},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5049353},{"id":"https://openalex.org/C67212190","wikidata":"https://www.wikidata.org/wiki/Q104851","display_name":"Firmware","level":2,"score":0.50067997},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.49320477},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4685123},{"id":"https://openalex.org/C149768029","wikidata":"https://www.wikidata.org/wiki/Q1509342","display_name":"Power budget","level":4,"score":0.4281928},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.41420287},{"id":"https://openalex.org/C56685638","wikidata":"https://www.wikidata.org/wiki/Q2300474","display_name":"Power control","level":3,"score":0.32871395},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30274528},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2506953},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.21296912},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18523613},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"is_oa":true,"landing_page_url":"https://arxiv.org/abs/2306.09501","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":["Cornell University"],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false},{"is_oa":true,"landing_page_url":"http://arxiv.org/abs/2306.09501","pdf_url":"http://arxiv.org/pdf/2306.09501","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":["Cornell University"],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false},{"is_oa":true,"landing_page_url":"https://doi.org/10.21203/rs.3.rs-2525734/v1","pdf_url":null,"source":{"id":"https://openalex.org/S4306402450","display_name":"Research Square (Research Square)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":"https://openalex.org/I4210096694","host_organization_name":"Research Square (United States)","host_organization_lineage":["https://openalex.org/I4210096694"],"host_organization_lineage_names":["Research Square (United States)"],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false},{"is_oa":false,"landing_page_url":"https://api.datacite.org/dois/10.48550/arxiv.2306.09501","pdf_url":null,"source":{"id":"https://openalex.org/S4393179698","display_name":"DataCite API","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":"https://openalex.org/I4210145204","host_organization_name":"DataCite","host_organization_lineage":["https://openalex.org/I4210145204"],"host_organization_lineage_names":["DataCite"],"type":"metadata"},"license":null,"license_id":null,"version":null}],"best_oa_location":{"is_oa":true,"landing_page_url":"https://arxiv.org/abs/2306.09501","pdf_url":null,"source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_indexed_in_scopus":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":["Cornell University"],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false},"sustainable_development_goals":[],"grants":[],"datasets":[],"versions":[],"referenced_works_count":28,"referenced_works":["https://openalex.org/W1643721902","https://openalex.org/W1919521996","https://openalex.org/W1970825693","https://openalex.org/W2003482950","https://openalex.org/W2021027470","https://openalex.org/W2026320578","https://openalex.org/W2034601508","https://openalex.org/W2070525241","https://openalex.org/W2137280659","https://openalex.org/W2169875292","https://openalex.org/W2490345425","https://openalex.org/W2535727638","https://openalex.org/W2725179571","https://openalex.org/W2765674462","https://openalex.org/W2898566692","https://openalex.org/W2980212104","https://openalex.org/W3027450532","https://openalex.org/W3033308515","https://openalex.org/W3103905023","https://openalex.org/W3116868175","https://openalex.org/W3190679134","https://openalex.org/W3213434933","https://openalex.org/W4213324024","https://openalex.org/W4250176405","https://openalex.org/W4280574165","https://openalex.org/W4285113201","https://openalex.org/W4313005971","https://openalex.org/W4393059230"],"related_works":["https://openalex.org/W3144941633","https://openalex.org/W2898122376","https://openalex.org/W2735584550","https://openalex.org/W2116972085","https://openalex.org/W2111863355","https://openalex.org/W2027390683","https://openalex.org/W1982089004","https://openalex.org/W1965052050","https://openalex.org/W1642255152","https://openalex.org/W1577270866"],"abstract_inverted_index":{"High-Performance":[0],"Computing":[1],"(HPC)":[2],"processors":[3,30],"are":[4,41,55],"nowadays":[5],"integrated":[6],"Cyber-Physical":[7],"Systems":[8],"demanding":[9],"complex":[10],"and":[11,15,51,72,75,106,195],"high-bandwidth":[12],"closed-loop":[13,201],"power":[14,27,34,70,117,128,139,168,223],"thermal":[16,221],"control":[17,61,129,173,242],"strategies.":[18],"To":[19],"efficiently":[20],"satisfy":[21],"real-time":[22,116],"multi-input":[23],"multi-output":[24],"(MIMO)":[25],"optimal":[26],"requirements,":[28],"high-end":[29],"integrate":[31],"an":[32,82,199,240],"on-die":[33],"controller":[35],"system":[36],"(PCS).":[37],"While":[38],"traditional":[39],"PCSs":[40],"based":[42],"on":[43,122],"a":[44,91,100,107,126,138,143,176,185,214,226],"simple":[45],"microcontroller":[46],"(MCU)-class":[47],"core,":[48],"more":[49,166],"scalable":[50,101],"flexible":[52],"PCS":[53,87,194],"architectures":[54],"required":[56],"to":[57,124,162],"support":[58],"advanced":[59,167],"MIMO":[60],"algorithms":[62,170],"for":[63,111],"managing":[64],"the":[65,112,152,156,172,182,193,206,219,234],"ever-increasing":[66],"number":[67],"of":[68,90,115,184],"cores,":[69],"states,":[71],"process,":[73],"voltage,":[74],"temperature":[76],"variability.":[77],"This":[78],"paper":[79],"presents":[80],"ControlPULP,":[81],"open-source,":[83],"HW/SW":[84],"RISC-V":[85],"parallel":[86,113],"platform":[88],"consisting":[89],"single-core":[92,163],"MCU":[93],"with":[94,99,213,239],"fast":[95],"interrupt":[96],"handling":[97],"coupled":[98],"multi-core":[102,153],"programmable":[103],"cluster":[104,154],"accelerator":[105],"specialized":[108],"DMA":[109],"engine":[110],"acceleration":[114],"management":[118,140,169],"policies.":[119],"ControlPULP":[120,136],"relies":[121],"FreeRTOS":[123],"schedule":[125],"reactive":[127],"firmware":[130],"(PCF)":[131],"application":[132],"layer.":[133],"We":[134,148,190],"demonstrate":[135],"in":[137],"use-case":[141],"targeting":[142],"next-generation":[144],"72-core":[145],"HPC":[146,187],"processor.":[147],"first":[149],"show":[150,232],"that":[151,204,233],"accelerates":[155],"PCF,":[157],"achieving":[158,210],"4.9x":[159],"speedup":[160],"compared":[161],"execution,":[164],"enabling":[165],"within":[171,217],"hyper-period":[174],"at":[175],"shallow":[177],"area":[178,183],"overhead,":[179],"about":[180],"0.1%":[181],"modern":[186],"CPU":[188],"die.":[189],"then":[191],"assess":[192],"PCF":[196,236],"by":[197],"designing":[198],"FPGA-based,":[200],"emulation":[202],"framework":[203],"leverages":[205],"heterogeneous":[207],"SoCs":[208],"paradigm,":[209],"DVFS":[211],"tracking":[212],"mean":[215],"deviation":[216],"3%":[218],"plant's":[220],"design":[222],"(TDP)":[224],"against":[225],"software-equivalent":[227],"model-in-the-loop":[228],"approach.":[229],"Finally,":[230],"we":[231],"proposed":[235],"compares":[237],"favorably":[238],"industry-grade":[241],"algorithm":[243],"under":[244],"computational-intensive":[245],"workloads.":[246]},"abstract_inverted_index_v3":null,"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W4381245771","counts_by_year":[],"updated_date":"2025-04-11T02:17:37.157114","created_date":"2023-06-20"}