{"id":"https://openalex.org/W2966143512","doi":"https://doi.org/10.23919/mixdes.2019.8787204","title":"Stage-oriented, Mixed Design Methodology for Image Processing Using VHDL and Python","display_name":"Stage-oriented, Mixed Design Methodology for Image Processing Using VHDL and Python","publication_year":2019,"publication_date":"2019-06-01","ids":{"openalex":"https://openalex.org/W2966143512","doi":"https://doi.org/10.23919/mixdes.2019.8787204","mag":"2966143512"},"language":"en","primary_location":{"is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2019.8787204","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false},"type":"article","type_crossref":"proceedings-article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011838765","display_name":"Marcin Chojnacki","orcid":null},"institutions":[{"id":"https://openalex.org/I188884621","display_name":"Lodz University of Technology","ror":"https://ror.org/00s8fpf52","country_code":"PL","type":"education","lineage":["https://openalex.org/I188884621"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Marcin Chojnacki","raw_affiliation_strings":["Department of Microelectronics and Computer Science, Lodz University of Technology, Lodz, Poland"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics and Computer Science, Lodz University of Technology, Lodz, Poland","institution_ids":["https://openalex.org/I188884621"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101605812","display_name":"Przemys\u0142aw S\u0119kalski","orcid":"https://orcid.org/0000-0002-1056-6193"},"institutions":[{"id":"https://openalex.org/I188884621","display_name":"Lodz University of Technology","ror":"https://ror.org/00s8fpf52","country_code":"PL","type":"education","lineage":["https://openalex.org/I188884621"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Przemyslaw Sekalski","raw_affiliation_strings":["Department of Microelectronics and Computer Science, Lodz University of Technology, Lodz, Poland"],"affiliations":[{"raw_affiliation_string":"Department of Microelectronics and Computer Science, Lodz University of Technology, Lodz, Poland","institution_ids":["https://openalex.org/I188884621"]}]}],"institution_assertions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"fulltext_origin":"ngrams","cited_by_count":0,"citation_normalized_percentile":{"value":0.0,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":0,"max":61},"biblio":{"volume":null,"issue":null,"first_page":"375","last_page":"378"},"is_retracted":false,"is_paratext":false,"primary_topic":{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9978,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9978,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11105","display_name":"Advanced Image Processing Techniques","score":0.9949,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9947,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/python","display_name":"Python","score":0.77986145},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4477166}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7920797},{"id":"https://openalex.org/C519991488","wikidata":"https://www.wikidata.org/wiki/Q28865","display_name":"Python (programming language)","level":2,"score":0.77986145},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.73438096},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.70262194},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6742604},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.549439},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.51320577},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.507036},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.46764705},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4477166},{"id":"https://openalex.org/C2780365114","wikidata":"https://www.wikidata.org/wiki/Q169478","display_name":"MATLAB","level":2,"score":0.44517854},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3631066},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.3452409},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.34019336},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17141819},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.124688}],"mesh":[],"locations_count":1,"locations":[{"is_oa":false,"landing_page_url":"https://doi.org/10.23919/mixdes.2019.8787204","pdf_url":null,"source":null,"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":false}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.47,"display_name":"Industry, innovation and infrastructure"}],"grants":[],"datasets":[],"versions":[],"referenced_works_count":4,"referenced_works":["https://openalex.org/W1967552125","https://openalex.org/W2035925912","https://openalex.org/W2513922766","https://openalex.org/W2801731808"],"related_works":["https://openalex.org/W2911649771","https://openalex.org/W2548456620","https://openalex.org/W2384838054","https://openalex.org/W2376018793","https://openalex.org/W2148697719","https://openalex.org/W2139058049","https://openalex.org/W2110818533","https://openalex.org/W2070083638","https://openalex.org/W1988777083","https://openalex.org/W1917852300"],"abstract_inverted_index":{"The":[0,17,113],"data":[1,38,45,103],"analysis":[2,39,104],"could":[3,121],"be":[4,123],"a":[5,29,91],"very":[6],"time":[7],"consuming":[8],"process":[9,19],"during":[10],"the":[11,44],"hardware":[12,78,143],"design":[13,30,136,165],"on":[14,57,76,107],"FPGA":[15,58,142],"platforms.":[16],"verification":[18],"of":[20,28,68,72,102,127],"designed":[21],"modules":[22],"is":[23,84,132],"important":[24],"at":[25],"each":[26],"step":[27],"process.":[31],"In":[32,52,94],"some":[33],"cases":[34],"standard":[35],"methods":[36,62,105],"for":[37,145],"are":[40,47,60,74,97],"insufficient,":[41],"especially":[42],"when":[43],"representation":[46],"taken":[48],"into":[49],"assessment":[50],"methods.":[51,130],"image":[53,115,163],"processing":[54,116,164],"systems":[55],"based":[56,75,106],"there":[59,96],"various":[61],"to":[63,87,140,161,176],"support":[64,126,141],"engineers":[65],"in":[66,80,90],"development":[67,144],"desired":[69],"architecture.":[70],"Some":[71],"them":[73],"scoping":[77],"signals":[79,89],"running":[81],"device.":[82],"It":[83],"also":[85,98],"possible":[86],"scope":[88],"simulation":[92],"environment.":[93],"addition":[95],"high-level":[99],"abstraction":[100],"layer":[101],"Matlab,":[108],"Python":[109,155],"and":[110,148,154],"similar":[111],"tools.":[112],"unique":[114],"architecture":[117],"developed":[118],"by":[119],"authors":[120],"not":[122],"upgraded":[124],"with":[125,150,167],"existing":[128],"co-design":[129],"This":[131],"why":[133],"stage-oriented,":[134],"mixed":[135],"methodology":[137],"was":[138,159],"performed":[139],"faster":[146],"prototyping":[147],"debugging":[149],"Vivado":[151],"simulator":[152],"tool":[153],"language.":[156],"Presented":[157],"approach":[158],"used":[160],"improve":[162],"operating":[166],"ultra":[168],"high":[169],"resolution":[170],"images":[171],"(from":[172],"5":[173],"Mpix":[174],"up":[175],"70":[177],"Mpix).":[178]},"cited_by_api_url":"https://api.openalex.org/works?filter=cites:W2966143512","counts_by_year":[],"updated_date":"2024-12-09T00:41:02.672791","created_date":"2019-08-13"}